Search Results - "Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)"

Refine Results
  1. 141
    Reduction of SOC test data volume, scan power and testing time using alternating run-length codes

    Reduction of SOC test data volume, scan power and testing time using alternating run-length codes by Chandra, A., Chakrabarty, K.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 142
    Crosstalk noise estimation for noise management

    Crosstalk noise estimation for noise management by Morton, P.B., Dai, W.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 143
    Design of an one-cycle decompression hardware for performance increase in embedded systems

    Design of an one-cycle decompression hardware for performance increase in embedded systems by Lekatsas, H., Henkel, J., Jakkula, V.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 144
    Transformation based communication and clock domain refinement for system design

    Transformation based communication and clock domain refinement for system design by Sander, I., Jantsch, A.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 145
    Model composition for scheduling analysis in platform design

    Model composition for scheduling analysis in platform design by Richter, K., Ziegenbein, D., Jersak, M., Ernst, R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 146
    An algorithm for frequency-domain noise analysis in nonlinear systems

    An algorithm for frequency-domain noise analysis in nonlinear systems by Casinovi, G.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 147
    Model design using hierarchical Web-based libraries

    Model design using hierarchical Web-based libraries by Bernardi, F., Santucci, J.-F.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 148
    Multifunctional photonic integration for the agile optical Internet

    Multifunctional photonic integration for the agile optical Internet by Sargent, E.H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 149
    Behavioral modeling of (coupled) harmonic oscillators

    Behavioral modeling of (coupled) harmonic oscillators by Vanassche, P., Gielen, G., Sansen, W.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 150
    High-level specification and automatic generation of IP interface monitors

    High-level specification and automatic generation of IP interface monitors by Oliveira, M.T., Hu, A.J.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 151
    High-level synthesis of multiple-precision circuits independent of data-objects length

    High-level synthesis of multiple-precision circuits independent of data-objects length by Molina, M.C., Mendias, J.M., Hermida, R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 152
    Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems

    Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems by Chelcea, T., Nowick, S.M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 153
    Towards global routing with RLC crosstalk constraints

    Towards global routing with RLC crosstalk constraints by Ma, J.D.Z., Lei He

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 154
    Fast three-level logic minimization based on autosymmetry

    Fast three-level logic minimization based on autosymmetry by Bernasconi, A., Ciriani, V., Luccio, F., Pagli, L.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 155
    A framework for evaluating design tradeoffs in packet processing architectures

    A framework for evaluating design tradeoffs in packet processing architectures by Thiele, L., Chakraborty, S., Gries, M., Kunzli, S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 156
    Transformation rules for designing CNOT-based quantum circuits

    Transformation rules for designing CNOT-based quantum circuits by Iwama, K., Kambayashi, Y., Yamashita, S.

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:
  17. 157
    On metrics for comparing routability estimation methods for FPGAs

    On metrics for comparing routability estimation methods for FPGAs by Kannan, P., Balachandran, S., Bhatia, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 158
    Implementing asynchronous circuits using a conventional EDA tool-flow

    Implementing asynchronous circuits using a conventional EDA tool-flow by Sotiriou, C.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 159
    Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors

    Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors by Karnik, T., Yibin Ye, Tschanz, J., Liqiong Wei, Burns, S., Govindarajulu, V., De, V., Borkar, S.

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:
  20. 160
    A flexible accelerator for Layer 7 networking applications

    A flexible accelerator for Layer 7 networking applications by Memik, G., Mangione-Smith, W.H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: