Search Results - Aarnink, A.A.I.

  • Showing 1 - 7 results of 7
Refine Results
  1. 1
    Characterization of SiO2 films deposited at low temperature by means of remote ICPECVD

    Characterization of SiO2 films deposited at low temperature by means of remote ICPECVD by BOOGAARD, A, KOVALGIN, A. Y, BRUNETS, I, AAMINK, A. A. I, HOLLEMAN, J, WOLTERS, R. A. M, SCHMITZ, J

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    PureB diode fabrication using physical or chemical vapor deposition methods for increased back-end-of-line accessibility

    PureB diode fabrication using physical or chemical vapor deposition methods for increased back-end-of-line accessibility by Thammaiah, Shivakumar D., Liu, Xingyu, Knežević, Tihomir, Batenburg, Kevin M., Aarnink, A.A.I., Nanver, Lis K.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    Low-temperature LPCVD of Si nanocrystals from disilane and trisilane (Silcore®) embedded in ALD-alumina for non-volatile memory devices

    Low-temperature LPCVD of Si nanocrystals from disilane and trisilane (Silcore®) embedded in ALD-alumina for non-volatile memory devices by Brunets, I., Aarnink, A.A.I., Boogaard, A., Kovalgin, A.Y., Wolters, R.A.M., Holleman, J., Schmitz, J.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    Characterization of SiO 2 films deposited at low temperature by means of remote ICPECVD

    Characterization of SiO 2 films deposited at low temperature by means of remote ICPECVD by Boogaard, A., Kovalgin, A.Y., Brunets, I., Aarnink, A.A.I., Holleman, J., Wolters, R.A.M., Schmitz, J.

    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    A miniaturized multiwire proportional chamber using CMOS wafer scale post-processing

    A miniaturized multiwire proportional chamber using CMOS wafer scale post-processing by Blanco Carballo, V.M., Chefdeville, M., van der Graaf, H., Salm, C., Aarnink, A.A.I., Smits, S.M., Altpeter, D.M., Timmermans, J., Visschers, J.L., Schmitz, J.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    A Self-aligned Gate Definition Process with Submicron Gaps

    A Self-aligned Gate Definition Process with Submicron Gaps by Warmerdam, L.F.P., Aarnink, A.A.I., Holleman, J., Wallinga, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    An 1 GHz All-implanted Vertical pnp Transistor

    An 1 GHz All-implanted Vertical pnp Transistor by Ragay, F.W., Aarnink, A.A.I., Middelhoek, J.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: