Search Results - Chaourani, Panagiotis

  • Showing 1 - 5 results of 5
Refine Results
  1. 1
    Clock tree generation by abutment in synchoros VLSI design

    Clock tree generation by abutment in synchoros VLSI design by Stathis, Dimitrios, Chaourani, Panagiotis, Jafri, Syed M.A.H., Hemani, Ahmed

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  2. 2
    Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines

    Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines by Chaourani, Panagiotis, Rodriguez, Saul, Hellstrom, Per-Erik, Rusu, Ana

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  3. 3
    An Evaluation of the Equivalent Inverter Modeling Approach

    An Evaluation of the Equivalent Inverter Modeling Approach by Messaris, Ioannis, Galani, Christina, Ntogramatzi, Maria, Karagiorgos, Nikolaos, Chaourani, Panagiotis, Tzormpatzoglou, Andreas, Goudos, Sotirios, Nikolaidis, Spyridon

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    Enabling area efficient RF ICs through monolithic 3D integration

    Enabling area efficient RF ICs through monolithic 3D integration by Chaourani, Panagiotis, Hellstrcom, Per-Erik, Rodriguez, Saul, Onet, Raul, Rusu, Ana

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    Clock Tree Generation by Abutment in Synchoros VLSI Design

    Clock Tree Generation by Abutment in Synchoros VLSI Design by Stathis, Dimitrios, Chaourani, Panagiotis, Syed M A H Jafri, Hemani, Ahmed

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:

Search Tools: