Search Results - Choi, Sungphil

  • Showing 1 - 6 results of 6
Refine Results
  1. 1
    A Differentiating Receiver With a Transition-Detecting DFE for Dual-Rank Mobile Memory Interface

    A Differentiating Receiver With a Transition-Detecting DFE for Dual-Rank Mobile Memory Interface by Choi, Sungphil, Jeong, Yong-Un, Chae, Joo-Hyung, Jeong, Shin-Hyun, Kim, Suhwan

    Published in IEEE access
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Single-Ended Receiver-Side Crosstalk Cancellation With Independent Gain and Timing Control for Minimum Residual FEXT

    Single-Ended Receiver-Side Crosstalk Cancellation With Independent Gain and Timing Control for Minimum Residual FEXT by Jeong, Yong-Un, Choi, Sungphil, Kim, Suhwan, Chae, Joo-Hyung

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  3. 3
    A 10.4-Gb/s 1-Tap Decision Feedback Equalizer With Different Pull-Up and Pull-Down Tap Weights for Asymmetric Memory Interfaces

    A 10.4-Gb/s 1-Tap Decision Feedback Equalizer With Different Pull-Up and Pull-Down Tap Weights for Asymmetric Memory Interfaces by Chae, Joo-Hyung, Kim, Minchang, Choi, Sungphil, Kim, Suhwan

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    A 10 Gb/s/pin Single-Ended Transmitter With Reflection-Aided Duobinary Modulation for Dual-Rank Mobile Memory Interfaces

    A 10 Gb/s/pin Single-Ended Transmitter With Reflection-Aided Duobinary Modulation for Dual-Rank Mobile Memory Interfaces by Jeong, Yong-Un, Choi, Sungphil, Chae, Joo-Hyung, Yun, Jaekwang, Jeong, Shin-Hyun, Kim, Suhwan

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller

    A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller by Kim, Mino, Chae, Joo-Hyung, Choi, Sungphil, Hong, Gi-Moon, Ko, Hyeongjun, Jeong, Deog-Kyoon, Kim, Suhwan

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  6. 6
    13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction

    13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction by Seo, Yangho, Choi, Jihee, Cho, Sunki, Han, Hyunwook, Kim, Wonjong, Ryu, Gyeongha, Ahn, Jungil, Cho, Younga, Choi, Sungphil, Lee, Seohee, Lee, Wooju, Lee, Chaehyuk, Kim, Kiup, Lee, Seongseop, Park, Sangbeom, Choi, Minjun, Lee, Sungwoo, Kim, Mino, Shin, Taekyun, Jeong, Hyeongsoo, Kim, Hyunseung, Song, Houk, Hong, Yunsuk, Yoon, Seokju, Park, Giwook, You, Hokeun, Choi, Changkyu, Jung, Hae-Kang, Cho, Joohwan, Kim, Jonghwan

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: