Search Results - Degerstrom, Michael J

  • Showing 1 - 14 results of 14
Refine Results
  1. 1
    Inverting the SerDes Link Design Flow Process

    Inverting the SerDes Link Design Flow Process by Degerstrom, Michael J, Smutzer, Chad M, Zabinski, Patrick J, Gilbert, Barry K

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  2. 2
    Modeling Metal Surface Roughness with a Single Parameter

    Modeling Metal Surface Roughness with a Single Parameter by Degerstrom, Michael J., White, Christopher K., Gilbert, Barry K., Haider, Clifton R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    56 Gbps PCB Design Strategies for Clean, Low-Skew Channels

    56 Gbps PCB Design Strategies for Clean, Low-Skew Channels by Degerstrom, Michael J, Smutzer, Chad M, Gilbert, Barry K, Daniel, Erik S

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    A Zero Sum Signaling Method for High Speed, Dense Parallel Bus Communications

    A Zero Sum Signaling Method for High Speed, Dense Parallel Bus Communications by Smutzer, Chad M, Techentin, Robert W, Degerstrom, Michael J, Gilbert, Barry K, Daniel, Erik S

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    Plated-Through-Hole Via Design Specifications for 112G Serial Links

    Plated-Through-Hole Via Design Specifications for 112G Serial Links by Degerstrom, Michael J, Smutzer, Chad M, Ericson, Richard B, Haider, Clifton R, Gilbert, Barry K

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  6. 6
    High Speed Parallel Signal Crosstalk Cancellation Concept

    High Speed Parallel Signal Crosstalk Cancellation Concept by Smutzer, Chad M, Degerstrom, Michael J, Gilbert, Barry K, Daniel, Erik S

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  7. 7
    Emerging multigigahertz digital and mixed-signal integrated circuits targeted for military applications : Dependence on advanced electronic packaging to achieve full performance: Interconnections-Addressing the Next Challenge of IC Technology. Part I: Integration and Packaging Trends

    Emerging multigigahertz digital and mixed-signal integrated circuits targeted for military applications : Dependence on advanced electronic packaging to achieve full performance: I... by GILBERT, Barry K, DEGERSTROM, Michael J, ZABINSKI, Patrick J, SCHAEFER, Timothy M, FOKKEN, Gregg J, RANDALL, Barbara A, SCHWAB, Daniel J, DANIEL, Erik S, SOMMERFELDT, Scott C

    Get full text
    Article
    Save to List
    Saved in:
  8. 8
    Short-pulse propagation technique for characterizing resistive package interconnections

    Short-pulse propagation technique for characterizing resistive package interconnections by Deutsch, A., Arjavalingam, G., Kopcsay, G.V., Degerstrom, M.J.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  9. 9
    PCB pin-field considerations for 40 Gb/s SerDes channels

    PCB pin-field considerations for 40 Gb/s SerDes channels by Degerstrom, Michael J., Post, Devon J., Gilbert, Barry K., Daniel, Erik S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    An 8-bit 2-gigasample/second A/D converter multichip module for digital receiver demonstration on Navy AN/APS-145 E2-C airborne early warning aircraft radar

    An 8-bit 2-gigasample/second A/D converter multichip module for digital receiver demonstration on Navy AN/APS-145 E2-C airborne early warning aircraft radar by Thompson, Rick L., Degerstrom, Michael J., Walters, Wayne L., Vickberg, Mark E., Riemer, Paul J., Amundsen, Eric L. H., Gilbert, Barry K.

    Get full text
    Items that cite this one
    Article
    Save to List
    Saved in:
  11. 11
    Automating pin field modeling for serdes channel simulations

    Automating pin field modeling for serdes channel simulations by Degerstrom, M. J., Zahn, S. K., McCoy, B. O., Daniel, E. S., Gilbert, B. K.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    System-level exhaustive link simulation needed for PCB Co-design

    System-level exhaustive link simulation needed for PCB Co-design by Buchs, K. J., Degerstrom, M. J., McCoy, B. O., Daniel, E. S., Gilbert, B. K.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    System level approach for assessing and mitigating differential skew for 10+ Gbps SerDes applications

    System level approach for assessing and mitigating differential skew for 10+ Gbps SerDes applications by Degerstrom, M.J., Buhrow, B.R., McCoy, B.O., Zabinski, P.J., Gilbert, B.K., Daniel, E.S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    Design and test methodology for an analog-to-digital converter multichip module for experimental all-digital radar receiver operating at 2 gigasamples/s

    Design and test methodology for an analog-to-digital converter multichip module for experimental all-digital radar receiver operating at 2 gigasamples/s by Thompson, R.L., Amundsen, E.L.H., Schaefer, T.M., Riemer, P.J., Degerstrom, M.J., Gilbert, B.K.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:

Search Tools: