Carbon Nanotube SRAM Design With Metallic CNT or Removed Metallic CNT Tolerant Approaches by Zhang, Zhe, Delgado-Frias, José G.

Get full text

A two-level reconfigurable architecture for digital signal processing by Myjak, M.J., Delgado-Frias, J.G.

Get full text

Decoupled dynamic ternary content addressable memories by Delgado-Frias, J.G., Nyathi, J., Tatapudi, S.B.

Get full text

Elementary function generators for neural-network emulators by Vassiliadis, S., Ming Zhang, Delgado-Frias, J.G.

Get full text

Sigmoid generators for neural computing using piecewise approximations by Ming Zhang, Vassiliadis, S., Delgado-Frias, J.G.

Get full text

Delay and Energy Analysis of SEU and SET-Tolerant Pipeline Latches and Flip-Flops by Blum, D.R., Delgado-Frias, J.G.

Get full text

Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems by Blum, D.R., Delgado-Frias, J.G.

Get full text

Fault Tolerant Interleaved Switching Fabrics For Scalable High-Performance Routers by He, Rongsen, Delgado-Frias, J.G

Get full text

High-Performance Low-Power Selective Precharge Schemes for Address Decoders by Turi, M.A., Delgado-Frias, J.G.

Get full text

A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance by Myjak, M.J., Delgado-Frias, J.G.

Get full text

Medium-Grain Cells for Reconfigurable DSP Hardware by Myjak, M.J., Delgado-Frias, J.G.

Get full text

CNTFET SRAM cell with tolerance to removed metallic CNTs by Zhe Zhang, Delgado-Frias, J. G.

Request full text

A mesochronous pipelining scheme for high-performance digital systems by Tatapudi, S.B., Delgado-Frias, J.G.

Get full text

A superscalar processor for a medium-grain reconfigurable hardware by Van Dyken, J., Delgado-Frias, J. G.

Request full text

Performance-power tradeoffs of 8T FinFET SRAM cells by Turi, M. A., Delgado-Frias, J. G.

Request full text

A flexible bit-pattern associative router for interconnection networks by Summerville, D.H., Delgado-Frias, J.G., Vassiliadis, S.

Get full text

FinFET 3T and 3T1D dynamic RAM cells by Gerik, C. M., Turi, M. A., Delgado-Frias, J. G.

Request full text

A performance-power evaluation of FinFET flip-flops under process variations by Munson, P. M., Delgado-Frias, J. G.

Request full text

CNTFET gate design with tolerance to metallic CNTs by Grigoleit, F., Delgado-Frias, J. G., Zhe Zhang

Request full text

CNTFET SRAM cell design with tolerance to metallic CNTs by Zhe Zhang, Delgado-Frias, J G, Nyathi, J

Request full text