A BIMOS-based 2T1C analogue spiking neuron circuit integrated in 28 nm FD-SOI technology for neuromorphic application by Bédécarrats, Thomas, Fenouillet-Béranger, Claire, Cristoloveanu, Sorin, Galy, Philippe

Get full text

Investigation of built-in bipolar junction transistor in FD-SOI BIMOS by Bédécarrats, Thomas, Galy, Philippe, Fenouillet-Béranger, Claire, Cristoloveanu, Sorin

Get full text

Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia by Skotnicki, Thomas, Fenouillet-Beranger, Claire, Gallon, Claire, Boeuf, Frederic, Monfray, Stephane, Payet, Fabrice, Pouydebasque, Arnaud, Szczap, Melanie, Farcy, Alexis, Arnaud, Franck, Clerc, Sylvain, Sellier, Manuel, Cathignol, Augustin, Schoellkopf, Jean-Pierre, Perea, Ernesto, Ferrant, Richard, Mingam, Herve

Get full text

Impact of low thermal processes on reliability of high-k/metal gate stacks by Tsiara, Artemisia, Garros, Xavier, Lu, Cao-Minh Vincent, Fenouillet-Béranger, Claire, Ghibaudo, Gerard

Get full text

On the Variability in Planar FDSOI Technology: From MOSFETs to SRAM Cells by Mazurier, J., Weber, O., Andrieu, F., Toffoli, A., Rozeau, O., Poiroux, T., Allain, F., Perreau, P., Fenouillet-Beranger, C., Thomas, O., Belleville, M., Faynot, O.

Get full text

(Invited) 3D Monolithic Integration by Brunet, Laurent, Batude, Perrine, Fenouillet-Beranger, Claire, Vinet, Maud

Get full text

Integration of Low Temperature SiGe:B Raised Sources and Drains in p-Type FDSOI Field Effect Transistors by Lu, Cao-Minh Vincent, Fenouillet-Beranger, Claire, Hartmann, Jean-Michel, Rodriguez, Philippe, Benevent, Véronique, Samson, Marie-Pierre, Previtali, Bernard, Tabone, Claude, Cassé, Mikael, Allain, Fabienne, Romano, Giovanni, Brunet, Laurent, Batude, Perrine, Skotnicki, Thomas, Vinet, Maud

Get full text

Thermal simulation of nanosecond laser annealing of 3D sequential VLSI by Mathieu, Benoit, Fenouillet-Beranger, Claire, Kerdiles, Sebastien, Barbe, Jean-Charles

Request full text

High Scalability and Low Variability of Planar Fully Depleted SOI MOSFETs by Weber, Olivier, Andrieu, Francois, Fenouillet-Béranger, Claire, Buj-Dufournet, Christel, Barral, Vincent, Perreau, Pierre, Tosti, Lucie, Brevard, Laurent, Faynot, Olivier

Get full text

Back-Gate Influence on the Mobility Behavior in Ultrathin FD SOI Devices by Dos Santos, Carolina D., Pham-Nguyen, Loan, Cristoloveanu, Sorin, Fenouillet-Béranger, Claire, Martino, João A.

Get full text

Investigation of Mobility Enhancement Effect in Process-Induced Strained Ultrathin Silicon-on-Insulator Metal–Oxide–Semiconductor Field-Effect Transistors by Ohata, Akiko, Gallon, Claire, Fenouillet-Beranger, Claire, Cristoloveanu, Sorin

Get full text

Methodology for Active Junction Profile Extraction in thin film FD-SOI Enabling performance driver identification in 500°C devices for 3D sequential integration by Frutuoso, T. Mota, Garros, X., Batude, P., Brunet, L., Lacord, J., Sklenard, B., Lapras, V., Fenouillet-Beranger, C., Ribotta, M., Magalhaes-Lucas, A., Kanyandekwe, J., Kies, R., Romano, G., Catapano, E., Casse, M., Lugo-Alvarez, J., Ferrari, P., Gaillard, F.

Request full text

Bias-Engineered Mobility in Advanced FD-SOI MOSFETs by Fernandez, Cristina, Rodriguez, Noel, Ohata, Akiko, Gamiz, Francisco, Andrieu, Francois, Fenouillet-Beranger, Claire, Faynot, Olivier, Cristoloveanu, Sorin

Get full text

New parameter extraction method based on split C–V measurements in FDSOI MOSFETs by Ben Akkez, Imed, Cros, Antoine, Fenouillet-Beranger, Claire, Boeuf, Frederic, Rafhay, Q., Balestra, Francis, Ghibaudo, Gérard

Get full text

Multibranch Mobility Analysis for the Characterization of FDSOI Transistors by Navarro, C., Rodriguez, N., Ohata, A., Gamiz, F., Andrieu, F., Fenouillet-Beranger, C., Faynot, O., Cristoloveanu, S.

Get full text

Role of synaptic variability in resistive memory-based spiking neural networks with unsupervised learning by Ly, Denys R B, Grossi, Alessandro, Fenouillet-Beranger, Claire, Nowak, Etienne, Querlioz, Damien, Vianello, Elisa

Get full text

(Invited) Sequential 3D Process Integration: Opportunities for Low Temperature Processing by Kerdilès, Sébastien, Acosta-Alba, Pablo, Mathieu, Benoit, Veillerot, Marc, Denis, Hervé, Aussenac, François, Mazzamuto, Fulvio, Toque-Tresonne, Inès, Huet, Karim, Samson, Marie-Pierre, Previtali, Bernard, Brunet, Laurent, Batude, Perrine, Fenouillet-Beranger, Claire

Get full text

Multi-VT UTBB FDSOI Device Architectures for Low-Power CMOS Circuit by NOEL, Jean-Philippe, THOMAS, Olivier, ROZEAU, Olivier, BOEUF, Frédéric, FAYNOT, Olivier, AMARA, Amara, JAUD, Marie-Anne, WEBER, Olivier, POIROUX, Thierry, FENOUILLET-BERANGER, Claire, RIVALLIN, Pierrette, SCHEIBLIN, Pascal, ANDRIEU, François, VINET, Maud

Get full text

Multi- V T UTBB FDSOI Device Architectures for Low-Power CMOS Circuit by Noel, Jean-Philippe, Thomas, Olivier, Jaud, Marie-Anne, Weber, Olivier, Poiroux, Thierry, Fenouillet-Beranger, Claire, Rivallin, Pierrette, Scheiblin, Pascal, Andrieu, Francois, Vinet, Maud, Rozeau, Olivier, Boeuf, Frederic, Faynot, Olivier, Amara, Amara

Get full text

Role of synaptic variability in resistive memory-based spiking neural networks with unsupervised learning by Ly, Denys R. B., Grossi, Alessandro, Fenouillet-Beranger, Claire, Nowak, Etienne, Querlioz, Damien, Vianello, Elisa

Get full text