Search Results - Ferriss, M.

Refine Results
  1. 1
    A 12.5-mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback

    A 12.5-mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback by Dalton, D., Kwet Chai, Evans, E., Ferriss, M., Hitchcox, D., Murray, P., Selvanayagam, S., Shepherd, P., DeVito, L.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    A 60GHz packaged switched beam 32nm CMOS TRX with broad spatial coverage, 17.1dBm peak EIRP, 6.1dB NF at < 250mW

    A 60GHz packaged switched beam 32nm CMOS TRX with broad spatial coverage, 17.1dBm peak EIRP, 6.1dB NF at < 250mW by Sadhu, B., Valdes-Garcia, A., Plouchart, J.-O, Ainspan, H., Gupta, A. K., Ferriss, M., Yeck, M., Sanduleanu, M., Gu, X., Baks, C., Liu, D., Friedman, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    An Integral Path Self-Calibration Scheme for a Dual-Loop PLL

    An Integral Path Self-Calibration Scheme for a Dual-Loop PLL by Ferriss, M., Plouchart, J., Natarajan, A., Rylyakov, A., Parker, B., Tierno, J., Babakhani, A., Yaldiz, S., Valdes-Garcia, A., Sadhu, B., Friedman, D.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    A 14 mW Fractional-N PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme

    A 14 mW Fractional-N PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme by Ferriss, M.A., Flynn, M.P.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    A 14 mW Fractional-@@iN@ PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme

    A 14 mW Fractional-@@iN@ PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme by Ferriss, M A, Flynn, M P

    Get full text
    Article
    Save to List
    Saved in:
  6. 6
    A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS

    A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS by Plouchart, J.-O., Yaldiz, S., Pileggi, L., Harjani, R., Reynolds, S., Tierno, J. A., Friedman, D., Ferriss, M., Natarajan, A. S., Valdes-Garcia, A., Sadhu, B., Rylyakov, A., Parker, B. D., Beakes, M., Babakhani, A.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  7. 7
    Symplectic no-core shell-model approach to intermediate-mass nuclei

    Symplectic no-core shell-model approach to intermediate-mass nuclei by Tobin, G. K., Ferriss, M. C., Launey, K. D., Dytrych, T., Draayer, J. P., Dreyfuss, A. C., Bahri, C.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  8. 8
    Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion

    Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion by Sun, S., Wang, F., Yaldiz, S., Li, X., Pileggi, L., Natarajan, A., Ferriss, M., Plouchart, J., Sadhu, B., Parker, B., Valdes-Garcia, A., Sanduleanu, M., Tierno, J., Friedman, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Indirect phase noise sensing for self-healing voltage controlled oscillators

    Indirect phase noise sensing for self-healing voltage controlled oscillators by Yaldiz, S., Calayir, V., Li, X., Pileggi, L., Natarajan, A. S., Ferriss, M. A., Tierno, J.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    A 2.4GHz 2Mb/s digital PLL-based transmitter for 802.15.4 in 130nm CMOS

    A 2.4GHz 2Mb/s digital PLL-based transmitter for 802.15.4 in 130nm CMOS by Ghahramani, M. M., Ferriss, M. A., Flynn, M. P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    Symplectic No-core Shell-model Approach to Intermediate-mass Nuclei

    Symplectic No-core Shell-model Approach to Intermediate-mass Nuclei by Tobin, G K, Ferriss, M C, Launey, K D, Dytrych, T, Draayer, J P, Dreyfuss, A C, Bahri, C

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  12. 12
    A fractional-N PLL modulator with flexible direct digital phase modulation

    A fractional-N PLL modulator with flexible direct digital phase modulation by Ferriss, M., Lin, D.T., Flynn, M.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS

    A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS by Plouchart, J.-O, Ferriss, M., Natarajan, A., Valdes-Garcia, A., Sadhu, B., Rylyakov, A., Parker, B., Beakes, M., Babakani, A., Yaldiz, S., Pileggi, L., Harjani, R., Reynolds, S., Tierno, J. A., Friedman, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    A 21.8-27.5GHz PLL in 32nm SOI using Gm linearization to achieve −130dBc/Hz phase noise at 10MHz offset from a 22GHz carrier

    A 21.8-27.5GHz PLL in 32nm SOI using Gm linearization to achieve −130dBc/Hz phase noise at 10MHz offset from a 22GHz carrier by Sadhu, B., Ferriss, M. A., Plouchart, J-O, Natarajan, A. S., Rylyakov, A. V., Valdes-Garcia, A., Parker, B. D., Reynolds, S., Babakhani, A., Yaldiz, S., Pileggi, L., Harjani, R., Tierno, J., Friedman, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    A 12.5 Mb/s to 2.7 Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback

    A 12.5 Mb/s to 2.7 Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback by Dalton, D., Chai, K., Evans, E., Ferriss, M., Hitchcox, D., Murray, P., Selvanayagam, S., Shepherd, P., DeVito, L.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 16
    An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS

    An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS by Ferriss, M., Plouchart, J., Natarajan, A., Rylyakov, A., Parker, B., Babakhani, A., Yaldiz, S., Sadhu, B., Valdes-Garcia, A., Tierno, J., Friedman, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  17. 17
    Regional and inter-annual trends in marine growth of juvenile salmon in coastal pelagic ecosystems of British Columbia, Canada

    Regional and inter-annual trends in marine growth of juvenile salmon in coastal pelagic ecosystems of British Columbia, Canada by Ferriss, Bridget E., Trudel, Marc, Beckman, Brian R.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  18. 18
    Evicting Children

    Evicting Children by Desmond, Matthew, An, Weihua, Winkler, Richelle, Ferriss, Thomas

    Published in Social forces
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  19. 19
    Chronic low-level exposure to the common seafood toxin domoic acid causes cognitive deficits in mice

    Chronic low-level exposure to the common seafood toxin domoic acid causes cognitive deficits in mice by Lefebvre, Kathi A., Kendrick, Preston S., Ladiges, Warren, Hiolski, Emma M., Ferriss, Bridget E., Smith, Donald R., Marcinek, David J.

    Published in Harmful algae
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  20. 20
    Quality of Life Indexes for National Policy: Review and Agenda for Research

    Quality of Life Indexes for National Policy: Review and Agenda for Research by Hagerty, Michael R., Cummins, Robert A., Ferriss, Abbott L., Land, Kenneth, Michalos, Alex C., Peterson, Mark, Sharpe, Andrew, Sirgy, Joseph, Vogel, Joachim

    Get full text
    Items that cite this one
    Article
    Save to List
    Saved in:

Search Tools: