Search Results - Gampala, Divya

  • Showing 1 - 6 results of 6
Refine Results
  1. 1
    Low power VLSI architecture for hamming encoder and decoder using verilog HDL

    Low power VLSI architecture for hamming encoder and decoder using verilog HDL by Gampala, Divya, Mahesh, Allam Venkata Naga

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Design of Digital Clock Manager Using Tunable BFD–True Random Number Generator

    Design of Digital Clock Manager Using Tunable BFD–True Random Number Generator by Chaitanya Krishna, A, Priyanka, Ch, Gampala, Divya

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    Design of Parallel Prefix Adder and Subtractor using Majority Logic Formulations

    Design of Parallel Prefix Adder and Subtractor using Majority Logic Formulations by Gampala, Divya, Srinivas, L, Qureshi, Vaseem Ahmed

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  4. 4
    Eschar Formation Following Coma Bullae: A Case Report

    Eschar Formation Following Coma Bullae: A Case Report by Minnaganti, Divya, Gampala, Arjun R, Khanna, Yash P, Haury, Emily

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  5. 5
    Metastatic Small Cell Lung Cancer Masquerading as a Pancreatic Mass: A Case Report

    Metastatic Small Cell Lung Cancer Masquerading as a Pancreatic Mass: A Case Report by Gampala, Arjun R, Minnaganti, Divya, Cooper, Maddison, O'Neill-Smith, Jessi, McBride, Jennifer, Jahagirdar, Vinay, Hamidpour, Soheila

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  6. 6
    Eschar Formation Following Coma Bullae: A Case Report

    Eschar Formation Following Coma Bullae: A Case Report by Minnaganti, Divya, Gampala, Arjun R, Khanna, Yash P, Haury, Emily

    Published in Cureus
    Get full text
    Report
    Save to List
    Saved in:

Search Tools: