Search Results - Gurkaynak, F.
-
1
-
2
-
3
-
4
A compact modular architecture for high-speed binary sorting
Conference Proceeding -
5
-
6
-
7
Towards an AES crypto-chip resistant to differential power analysis
Conference Proceeding -
8
CONVOLVE: Smart and seamless design of smart edge processors
Published in arXiv.orgGet full text
Article -
9
Area, throughput and security considerations for AES crypto-ASICs
Conference Proceeding -
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20