Search Results - James, Rekha K.

Refine Results
  1. 1
    Miller capacitance reduction in negative capacitance TFETs

    Miller capacitance reduction in negative capacitance TFETs by U S, Shikha, Jacob, Jobymol, Pradeep, Anju, James, Rekha K

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  2. 2
    OFF Current Reduction in Negative Capacitance Heterojunction TFET

    OFF Current Reduction in Negative Capacitance Heterojunction TFET by Shikha, U. S., Krishna, Bhavani, Harikumar, Hridya, Jacob, Jobymol, Pradeep, Anju, James, Rekha K.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    An improved tunnel field-effect transistor with an L-shaped gate and channel

    An improved tunnel field-effect transistor with an L-shaped gate and channel by Abraham, Nithin, James, Rekha K.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    Enhancement and Modeling of Drain Current in Negative Capacitance Double Gate TFET

    Enhancement and Modeling of Drain Current in Negative Capacitance Double Gate TFET by S, Shikha U, James, Rekha K, Jacob, Jobymol, Pradeep, Anju

    Published in SILICON
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    Modelling and Impact Analysis of Antipode Attack in Bufferless On-Chip Networks

    Modelling and Impact Analysis of Antipode Attack in Bufferless On-Chip Networks by Kunthara, Rose George, Josna, V. R., Neethu, K., James, Rekha K., Jose, John

    Published in SN computer science
    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  6. 6
    Threshold Voltage Modeling of Negative Capacitance Double Gate TFET

    Threshold Voltage Modeling of Negative Capacitance Double Gate TFET by Shikha, U S, James, Rekha K, Pradeep, Anju, Baby, Sumi, Jacob, Jobymol

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Drain current modelling of planar TFETs

    Drain current modelling of planar TFETs by U.S., Shikha, K. James, Rekha

    Get full text
    Items that this one cites
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    Analysing transitional activities for a fall using continuous accelerometer sensor data stream

    Analysing transitional activities for a fall using continuous accelerometer sensor data stream by Abraham, Sonia, James, Rekha K.

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Smartphone Based Human Activity Recognition Using RNN Variants

    Smartphone Based Human Activity Recognition Using RNN Variants by Abraham, Sonia, James, Rekha K.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    Impact Analysis of Communication Overhead in NoC based DNN Hardware Accelerators

    Impact Analysis of Communication Overhead in NoC based DNN Hardware Accelerators by K, Neethu, Russo, Enrico, Kunthara, Rose George, James, Rekha K, Jose, John

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    Traffic aware routing in 3D NoC using interleaved asymmetric edge routers

    Traffic aware routing in 3D NoC using interleaved asymmetric edge routers by Kunthara, Rose George, James, Rekha K., Sleeba, Simi Zerine, Jose, John

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  12. 12
    Token based Detection and Neural Network based Reconstruction framework against code injection vulnerabilities

    Token based Detection and Neural Network based Reconstruction framework against code injection vulnerabilities by George, Teresa K., Jacob, K. Poulose, James, Rekha K.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  13. 13
    DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip

    DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip by Kunthara, Rose George, Neethu, K, James, Rekha K, Sleeba, Simi Zerine, Jose, John

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    ReDC: Reduced Deflection CHIPPER Router for Bufferless NoCs

    ReDC: Reduced Deflection CHIPPER Router for Bufferless NoCs by Kunthara, Rose George, James, Rekha K, Sleeba, Simi Zerine, Jose, John

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    Genetic Algorithm Based Design of Combinational Logic Circuits Using Universal Logic Modules

    Genetic Algorithm Based Design of Combinational Logic Circuits Using Universal Logic Modules by Vijayakumari, C.K., Mythili, P., James, Rekha K., Kumar, C.V. Anil

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  16. 16
    A Simplified Efficient Technique for the Design of Combinational Logic Circuits

    A Simplified Efficient Technique for the Design of Combinational Logic Circuits by C. K, Vijayakumari, P, Mythili, James, Rekha K

    Get full text
    Article
    Save to List
    Saved in:
  17. 17
    RNS Based Programmable Multi-Mode Decimation Filter for WCDMA and WiMAX

    RNS Based Programmable Multi-Mode Decimation Filter for WCDMA and WiMAX by Shahana, T.K., Jose, Babita R., James, Rekha K., Jacob, K. Poulose, Sasi, Sreela

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 18
    Dual-mode RNS based programmable decimation filter for WCDMA and WLANa

    Dual-mode RNS based programmable decimation filter for WCDMA and WLANa by Shahana, T. K., Jose, Babita R., James, Rekha K., Jacob, K. Poulose, Sasi, Sreela

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 19
    An improved design of combinational digital circuits with multiplexers using genetic algorithm

    An improved design of combinational digital circuits with multiplexers using genetic algorithm by Vijayakumari, C. K., Lukose, Dileep, Mythili, P., James, Rekha K.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  20. 20
    Design of compact reversible decimal adder using RPS gates

    Design of compact reversible decimal adder using RPS gates by James, R. K., Jacob, K. Poulose, Sasi, S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: