Search Results - Javid, Farakh

  • Showing 1 - 8 results of 8
Refine Results
  1. 1
    Fast multidimensional optimization of analog circuits initiated by monodimensional global Peano explorations

    Fast multidimensional optimization of analog circuits initiated by monodimensional global Peano explorations by Malak, Akram, Li, Yao, Iskander, Ramy, Durbin, François, Javid, Farakh, Guebhard, Jean-Marc, Louërat, Marie-Minerve, Tissot, André

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    A structured DC analysis methodology for accurate verification of analog circuits

    A structured DC analysis methodology for accurate verification of analog circuits by Javid, Farakh, Iskander, Ramy, Louerat, Marie-Minerve, Durbin, Francois

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    Analog circuits sizing using bipartite graphs

    Analog circuits sizing using bipartite graphs by Javid, F., Iskander, R., Louerat, Marie-Minerve, Dupuis, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    The design of RF bandpass ΣΔ modulator with bulk acoustic wave resonators

    The design of RF bandpass ΣΔ modulator with bulk acoustic wave resonators by Javid, F., Aboushady, H., Beilleau, N., Morche, D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    A Python-based layout-aware analog design methodology for nanometric technologies

    A Python-based layout-aware analog design methodology for nanometric technologies by Youssef, S., Javid, F., Dupuis, D., Iskander, R., Louerat, M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    A unified platform for design and verification of mixed-signal systems based on SystemC AMS

    A unified platform for design and verification of mixed-signal systems based on SystemC AMS by Yao Li, Iskander, R., Javid, F., Louerat, M-M

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Simulation-based hierarchical sizing and biasing of analog firm IPs

    Simulation-based hierarchical sizing and biasing of analog firm IPs by Javid, F., Iskander, R., Louerat, M.-M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    A seamless representation for coupling transistor sizing with nanometric CMOS layout generation

    A seamless representation for coupling transistor sizing with nanometric CMOS layout generation by Youssef, S., Javid, F., Dupuis, D., Iskander, R., Louerat, M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: