Search Results - Jia, CenLin

  • Showing 1 - 6 results of 6
Refine Results
  1. 1
    Effects of GnRH Agonist and Dienogest in Combination on HE4 and CA125 Levels in Patients with Adenomyosis and Adenomyoma: A Prospective Cohort Study

    Effects of GnRH Agonist and Dienogest in Combination on HE4 and CA125 Levels in Patients with Adenomyosis and Adenomyoma: A Prospective Cohort Study by Wang, DongGe, Ji, LiMei, Jia, CenLin, Shao, MingJun

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Assessment of glucose and lipid metabolism in patients with polycystic ovary syndrome with and without Hashimoto’s thyroiditis

    Assessment of glucose and lipid metabolism in patients with polycystic ovary syndrome with and without Hashimoto’s thyroiditis by Jia, Cenlin, Zhang, Lin, Liu, Wenhua, Zhang, Xiangyan, Wu, Hongyan

    Published in Medicine (Baltimore)
    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  3. 3
    Observed Interactions Between Black Carbon and Hydrometeor During Wet Scavenging in Mixed‐Phase Clouds

    Observed Interactions Between Black Carbon and Hydrometeor During Wet Scavenging in Mixed‐Phase Clouds by Ding, Shuo, Zhao, Delong, He, Cenlin, Huang, Mengyu, He, Hui, Tian, Ping, Liu, Quan, Bi, Kai, Yu, Chenjie, Pitt, Joseph, Chen, Ying, Ma, Xincheng, Chen, Yunbo, Jia, Xingcan, Kong, Shaofei, Wu, Jian, Hu, Dawei, Hu, Kang, Ding, Deping, Liu, Dantong

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    DDC-PIM: Efficient Algorithm/Architecture Co-Design for Doubling Data Capacity of SRAM-Based Processing-in-Memory

    DDC-PIM: Efficient Algorithm/Architecture Co-Design for Doubling Data Capacity of SRAM-Based Processing-in-Memory by Duan, Cenlin, Yang, Jianlei, He, Xiaolin, Qi, Yingjie, Wang, Yikun, Wang, Yiou, He, Ziyan, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Pan, Weitao, Zhao, Weisheng

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  5. 5
    Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity

    Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity by Duan, Cenlin, Yang, Jianlei, Wang, Yiou, Wang, Yikun, Qi, Yingjie, He, Xiaolin, Bonan Yan, Wang, Xueyan, Jia, Xiaotao, Zhao, Weisheng

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:
  6. 6
    DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory

    DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory by Duan, Cenlin, Yang, Jianlei, He, Xiaolin, Qi, Yingjie, Wang, Yikun, Wang, Yiou, He, Ziyan, Bonan Yan, Wang, Xueyan, Jia, Xiaotao, Pan, Weitao, Zhao, Weisheng

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:

Search Tools: