Search Results - Jiing-Yuan Lin
-
1
Implementation and verification practices of DVFS and power gating
Conference Proceeding -
2
Integration, Verification and Layout of a Complex Multimedia SOC
Conference Proceeding -
3
-
4
-
5
-
6
Experiences of low power design implementation and verification
Conference Proceeding -
7
-
8
-
9
-
10
Integration, Verification and Layout of a Complex Multimedia SOC
Published in arXiv.orgGet full text
Article -
11
-
12
-
13
-
14
Transistor reordering rules for power reduction in CMOS gates
Conference Proceeding -
15
-
16
-
17
-
18