Search Results - Jo, Jihyuck

  • Showing 1 - 10 results of 10
Refine Results
  1. 1
    Energy-Efficient Convolution Architecture Based on Rescheduled Dataflow

    Energy-Efficient Convolution Architecture Based on Rescheduled Dataflow by Jo, Jihyuck, Kim, Suchang, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    DSIP: A Scalable Inference Accelerator for Convolutional Neural Networks

    DSIP: A Scalable Inference Accelerator for Convolutional Neural Networks by Jo, Jihyuck, Cha, Soyoung, Rho, Dayoung, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    Hybrid Convolution Architecture for Energy-Efficient Deep Neural Network Processing

    Hybrid Convolution Architecture for Energy-Efficient Deep Neural Network Processing by Kim, Suchang, Jo, Jihyuck, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems

    Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems by Jo, Jihyuck, Yoo, Hoyoung, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory

    A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory by Lee, Youngjoo, Yoo, Hoyoung, Jung, Jaehwan, Jo, Jihyuck, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  6. 6
    Area-Efficient Multimode Encoding Architecture for Long BCH Codes

    Area-Efficient Multimode Encoding Architecture for Long BCH Codes by Yoo, Hoyoung, Jung, Jaehwan, Jo, Jihyuck, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  7. 7
    Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes

    Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes by Kong, Byeong Yong, Jo, Jihyuck, Jeong, Hyewon, Hwang, Mina, Cha, Soyoung, Kim, Bongjin, Park, In-Cheol

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  8. 8
    Unidirectional Ring Ethernet and Media Access Controller with Automatic Relaying for Low-complexity In-vehicle Control Network

    Unidirectional Ring Ethernet and Media Access Controller with Automatic Relaying for Low-complexity In-vehicle Control Network by Yoo, Injae, Jo, Jihyuck, Ju, Youngjin, Park, In-Cheol

    Get full text
    Article
    Save to List
    Saved in:
  9. 9
    Unidirectional Ring Ethernet and Media Access Controller with Automatic Relaying for Low-complexity In-vehicle Control Network

    Unidirectional Ring Ethernet and Media Access Controller with Automatic Relaying for Low-complexity In-vehicle Control Network by Yoo, Injae, Jo, Jihyuck, Ju, Youngjin, Park, In-Cheol

    Get full text
    Article
    Save to List
    Saved in:
  10. 10
    DREAM: A Dynamic Scheduler for Dynamic Real-time Multi-model ML Workloads

    DREAM: A Dynamic Scheduler for Dynamic Real-time Multi-model ML Workloads by Seah, Kim, Kwon, Hyoukjun, Song, Jinook, Jihyuck Jo, Yu-Hsin, Chen, Lai, Liangzhen, Chandra, Vikas

    Published in arXiv.org
    Get full text
    Article
    Save to List
    Saved in:

Search Tools: