Search Results - Joong-Sik Kih

  • Showing 1 - 12 results of 12
Refine Results
  1. 1
    Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4

    Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4 by Jinyeong Moon, Joong Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Macro-Modeling of High-speed Digital Board to Package Interconnections

    Macro-Modeling of High-speed Digital Board to Package Interconnections by Jung-Min Kim, Jin-Kyoung Du, Yong-Ju Kim, Hyungsoo Kim, Kun-Woo Park, Joong-Sik Kih, Jong-Gwan Yook

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    A FERROELECTRIC BASED PASSIVE RFID TAG FOR UHF (860-960 MHz) BAND

    A FERROELECTRIC BASED PASSIVE RFID TAG FOR UHF (860-960 MHz) BAND by KANG, HEE-BOK, HONG, SUK-KYOUNG, PARK, HAE-CHAN, CHANG, HEON-YONG, PARK, KUN-WOO, AHN, JIN-HONG, KIH, JOONG-SIK, SUNG, MAN YOUNG, SUNG, YOUNG-KWON

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC

    A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC by Saeng-Hwan Kim, Won-Oh Lee, Jung-Ho Kim, Seong-Seop Lee, Sun-Young Hwang, Chang-Il Kim, Tae-Woo Kwon, Bong-Seok Han, Sung-Kwon Cho, Dae-Hui Kim, Jae-Keun Hong, Min-Yung Lee, Sung-Wook Yin, Hyeon-Gon Kim, Jin-Hong Ahn, Yong-Tark Kim, Yo-Hwan Koh, Joong-Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    A DUAL-GATE CELL (DGC) FeRAM WITH NDRO AND RANDOM ACCESS SCHEME FOR NANOSCALE AND TERABIT NON-VOLATILE MEMORY

    A DUAL-GATE CELL (DGC) FeRAM WITH NDRO AND RANDOM ACCESS SCHEME FOR NANOSCALE AND TERABIT NON-VOLATILE MEMORY by KANG, HEE-BOK, LEE, JAE-JIN, HONG, SUK-KYOUNG, AHN, JIN-HONG, KIH, JOONG-SIK, SUNG, MAN YOUNG, SUNG, YOUNG-KWON

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  6. 6
    A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface

    A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface by Hyun-Woo Lee, Yong-Hoon Kim, Won-Joo Yun, Eun Young Park, Kang Youl Lee, Jaeil Kim, Kwang Hyun Kim, Jong Ho Jung, Kyung Whan Kim, Nam Gyu Rye, Kwan-Weon Kim, Jun Hyun Chun, Chulwoo Kim, Young-Jung Choi, Byong-Tae Chung, Joong Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    A Low Power 128Mb Pseudo SRAM Using Hyper Destructive Read Architecture

    A Low Power 128Mb Pseudo SRAM Using Hyper Destructive Read Architecture by Jin-Hong Ahn, Sang Hoon Hong, Jae-Bum Ko, Se Jun Kim, Sung-Won Shin, Hee-Bok Kang, Jae-Jin Lee, Joong-Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    A Low Power High Performance Register-Controlled Digital DLL for 2Gbps x32 GDDR SDRAM

    A Low Power High Performance Register-Controlled Digital DLL for 2Gbps x32 GDDR SDRAM by Hyun-Woo Lee, Won-Joo Yun, Sin-Deok Kang, Hyung-Wook Moon, Seung-Wook Kwack, Dong-Uk Lee, Ki-Chang Kwean, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn, Joong-Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Analysis of simultaneous switching noise by short-circuit current in CMOS-single ended driver

    Analysis of simultaneous switching noise by short-circuit current in CMOS-single ended driver by Yong-Ju Kim, Seong-Woo Han, Kun-Woo Park, Jae-Kyung Wee, Joong-Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    A Low Power Digital DLL with Wide Locking Range for 3Gbps 512Mb GDDR3 SDRAM

    A Low Power Digital DLL with Wide Locking Range for 3Gbps 512Mb GDDR3 SDRAM by Won-Joo Yun, Hyun-Woo Lee, Young-Ju Kim, Won-Jun Choi, Sang-Hoon Shin, Hyang-Hwa Choi, Hyeng-Ouk Lee, Shin-Deok Kang, Hyong-Uk Moon, Seung-Wook Kwack, Dong-Uk Lee, Jung-Woo Lee, Young-Kyoung Choi, Nak-Kyu Park, Ki-Chang Kwean, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn, Joong-Sik Kih, Ye-Seok Yang

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    Analysis of characteristics of transmission line with two reference planes through high-frequency measurements

    Analysis of characteristics of transmission line with two reference planes through high-frequency measurements by Hyo-Seog Ryu, Seong-Woo Han, Yong-Ju Kim, Jong-Ho Kang, Pil-Soo Lee, Gun-Woo Park, Joong-Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL

    A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL by Dong Uk Lee, Hyun Woo Lee, Ki Chang Kwean, Young Kyoung Choi, Hyong Uk Moon, Seung Wook Kwack, Shin Deok Kang, Kwan Weon Kim, Yong Ju Kim, Young Jung Choi, Moran, P., Jin Hong Ahn, Joong Sik Kih

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: