Search Results - Kadarkarai, Pandiaraj

  • Showing 1 - 7 results of 7
Refine Results
  1. 1
    Floor Planning of 3D IC Design Using Hybrid Multi-verse Optimizer

    Floor Planning of 3D IC Design Using Hybrid Multi-verse Optimizer by Pothiraj, Sivakumar, Kadambarajan, Jeya Prakash, Kadarkarai, Pandiaraj

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    10GB MAC CORE verification – Oversized packet testcase module

    10GB MAC CORE verification – Oversized packet testcase module by Kadarkarai, Pandiaraj, Kaja, Ganesh, Reddy, Sura Chandra Kiran, Nali, Venkata Rao, Velikanti, Kiran Kumar

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    10GB MAC CORE verification – Missing EOP ethernet test

    10GB MAC CORE verification – Missing EOP ethernet test by Kadarkarai, Pandiaraj, Dasari, Naga Revanth Kumar, Chowdary, Mohith, Sarangam, Meka Sathwik, Enjeti, Praveen Teja, Muthusamy, Ramesh

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Thermal and congestion aware algorithm for 3D integrated circuits

    Thermal and congestion aware algorithm for 3D integrated circuits by Kadarkarai, Pandiaraj, Pothiraj, Sivakumar

    Published in 3C tecnología
    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    Garbage monitoring system using GSM

    Garbage monitoring system using GSM by Kadarkarai, Pandiaraj, Pothiraj, Sivakumar, Venkatesakumaran, Nandhini, Seenivasan, Parkavi

    Published in 3C tecnología
    Get full text
    Items that cite this one
    Article
    Save to List
    Saved in:
  6. 6
    SPI Verification Monitor Module Using UVM

    SPI Verification Monitor Module Using UVM by Kadambarajan, Jeya Prakash, Kadarkarai, Pandiaraj, Kalyani, Budda, Bathul, Mohammad Rabiya, Sandhya, Theerdhala, Greeshma, Malasani

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Implementation of a PnR Flow at Block Level to Achieve the High Utilisation Rate

    Implementation of a PnR Flow at Block Level to Achieve the High Utilisation Rate by Kadarkarai, Pandiaraj, Muthusamy, Ramesh, Sai, Dhandlamudi Jaswanth, Sravan Kumar Naidu, Nageli, Naveen, Kalava, Rao, Chillara Jogeswara

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: