Search Results - Kai LIAO Xiaoxin CUI Nan LIAO Tian WANG Dunshan YU Xiaole CUI

  • Showing 1 - 9 results of 9
Refine Results
  1. 1
    Improving DFA attacks on AES with unknown and random faults

    Improving DFA attacks on AES with unknown and random faults by Liao, Nan, Cui, Xiaoxin, Liao, Kai, Wang, Tian, Yu, Dunshan, Cui, Xiaole

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Ultralow-power high-speed flip-flop based on multimode Fin FETs

    Ultralow-power high-speed flip-flop based on multimode Fin FETs by Kai LIAO Xiaoxin CUI Nan LIAO Tian WANG Dunshan YU Xiaole CUI

    Get full text
    Article
    Save to List
    Saved in:
  3. 3
    High-Performance Noninvasive Side-Channel Attack Resistant ECC Coprocessor for GF(2m )

    High-Performance Noninvasive Side-Channel Attack Resistant ECC Coprocessor for GF(2m ) by Liao, Kai, Cui, Xiaoxin, Liao, Nan, Wang, Tian, Yu, Dunshan, Cui, Xiaole

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    Reliability evaluation of high-performance, low-power FinFET standard cells based on mixed RBB/FBB technique

    Reliability evaluation of high-performance, low-power FinFET standard cells based on mixed RBB/FBB technique by Wang, Tian, Cui, Xiaoxin, Ni, Yewen, Liao, Kai, Liao, Nan, Yu, Dunshan, Cui, Xiaole

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    Design of Low-Power High-Performance FinFET Standard Cells

    Design of Low-Power High-Performance FinFET Standard Cells by Wang, Tian, Cui, Xiaoxin, Liao, Kai, Liao, Nan, Yu, Dunshan, Cui, Xiaole

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  6. 6
    Ultralow-power high-speed flip-flop based on multimode FinFETs

    Ultralow-power high-speed flip-flop based on multimode FinFETs by Liao, Kai, Cui, Xiaoxin, Liao, Nan, Wang, Tian, Yu, Dunshan, Cui, Xiaole

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  7. 7
    Employing the mixed FBB/RBB in the design of FinFET logic gates

    Employing the mixed FBB/RBB in the design of FinFET logic gates by Wang, Tian, Cui, Xiaoxin, Liao, Kai, Liao, Nan, Ni, Yewen, Yu, Dunshan, Cui, Xiaole

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications

    A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications by Liao, Nan, Cui, Xiaoxin, Wang, Tian, Liao, Kai, Ni, Yewen, Yu, Dunshan, Cui, Xiaole

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Reliability evaluation of high-performance, low-power FinFET standard cells based on mixed RBB/FBB technique Project supported by the National Natural Science Foundation of China (No. 61306040), the State Key Development Program for Basic Research of China (No. 2015CB057201), the Beijing Natural Science Foundation (No. 4152020), and Natural Science Foundation of Guangdong Province, China (No. 2015A030313147)

    Reliability evaluation of high-performance, low-power FinFET standard cells based on mixed RBB/FBB technique Project supported by the National Natural Science Foundation of China (... by Wang, Tian, Cui, Xiaoxin, Ni, Yewen, Liao, Kai, Liao, Nan, Yu, Dunshan, Cui, Xiaole

    Get full text
    Article
    Save to List
    Saved in:

Search Tools: