Search Results - Kanupriya Gulati

Refine Results
  1. 1
    Towards acceleration of fault simulation using graphics processing units

    Towards acceleration of fault simulation using graphics processing units by Gulati, Kanupriya, Khatri, Sunil P.

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Fault Table Computation on GPUs

    Fault Table Computation on GPUs by Gulati, Kanupriya, Khatri, Sunil P.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    FPGA-based hardware acceleration for Boolean satisfiability

    FPGA-based hardware acceleration for Boolean satisfiability by Gulati, Kanupriya, Paul, Suganth, Khatri, Sunil P., Patil, Srinivas, Jas, Abhijit

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    SAT-based ATPG using multilevel compatible don't-cares

    SAT-based ATPG using multilevel compatible don't-cares by Saluja, Nikhil, Gulati, Kanupriya, Khatri, Sunil P

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  5. 5
    A Structured ASIC Design Approach Using Pass Transistor Logic

    A Structured ASIC Design Approach Using Pass Transistor Logic by Gulati, Kanupriya, Jayakumar, Nikhil, Khatri, Sunil P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Fault table generation using Graphics Processing Units

    Fault table generation using Graphics Processing Units by Gulati, K., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Minimum leakage vector computation using weighted partial MaxSAT

    Minimum leakage vector computation using weighted partial MaxSAT by Singh, A, Gulati, K, Khatri, S P

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    Sorting binary numbers in hardware - A novel algorithm and its implementation

    Sorting binary numbers in hardware - A novel algorithm and its implementation by Alaparthi, S., Gulati, K., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations

    A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations by Gulati, Kanupriya, Jayakumar, Nikhil, Khatri, Sunil P., Walker, D.M.H.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  10. 10
    Controlling inductive cross-talk and power in off-chip buses using CODECs

    Controlling inductive cross-talk and power in off-chip buses using CODECs by LaMeres, B.J., Kanupriya Gulati, Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    On-chip bidirectional wiring for heavily pipelined systems using network coding

    On-chip bidirectional wiring for heavily pipelined systems using network coding by Bollapalli, K.C., Garg, R., Gulati, K., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    Accelerating statistical static timing analysis using graphics processing units

    Accelerating statistical static timing analysis using graphics processing units by Gulati, Kanupriya, Khatri, Sunil P.

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    A probabilistic method to determine the minimum leakage vector for combinational designs

    A probabilistic method to determine the minimum leakage vector for combinational designs by Gulati, K., Jayakumar, N., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    An Efficient, Scalable Hardware Engine for Boolean SATisfiability

    An Efficient, Scalable Hardware Engine for Boolean SATisfiability by Waghmode, M., Gulati, K., Khatri, S.P., Weiping Shi

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    Efficient don't care computation for hierarchical designs

    Efficient don't care computation for hierarchical designs by Gulati, K., Lovell, M., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 16
    Fast circuit simulation on graphics processing units

    Fast circuit simulation on graphics processing units by Gulati, K., Croix, J.F., Khatri, S.P., Shastry, R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  17. 17
    Accelerating statistical static timing analysis using graphics processing units

    Accelerating statistical static timing analysis using graphics processing units by Gulati, K., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 18
    Fast circuit simulation on graphics processing units

    Fast circuit simulation on graphics processing units by Gulati, Kanupriya, Croix, John F., Khatr, Sunil P., Shastry, Rahm

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 19
    A PTL based highly testable structured ASIC design approach

    A PTL based highly testable structured ASIC design approach by Gulati, K., Jayakumar, N., Khatri, S.P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  20. 20
    Highly parallel decoding of space-time codes on graphics processing units

    Highly parallel decoding of space-time codes on graphics processing units by Bollapalli, K.C., Yiyue Wu, Gulati, K., Khatri, S., Calderbank, A.R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: