Search Results - Ko, Baekseok

  • Showing 1 - 8 results of 8
Refine Results
  1. 1
    Simplified Chip Power Modeling Methodology with Current Profile Slope Information for Display Timing Controllers

    Simplified Chip Power Modeling Methodology with Current Profile Slope Information for Display Timing Controllers by Ko, Baekseok, Min, Young-Jae

    Get full text
    Article
    Save to List
    Saved in:
  2. 2
    A Source Emulation Method Based on 2-Tone Sinusoidal Jitter Modeling for High-Speed Serial-Link Compliance Testing

    A Source Emulation Method Based on 2-Tone Sinusoidal Jitter Modeling for High-Speed Serial-Link Compliance Testing by Ko, Baekseok, Song, Eakhwan

    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  3. 3
    The Practical power supply design method for the display panel of smartphone

    The Practical power supply design method for the display panel of smartphone by Yun, Chuleun, Ko, Baekseok, Kwon, Chankeun, Kim, Soo-Won

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Optimization of resonant inductive links for wireless power transfer

    Optimization of resonant inductive links for wireless power transfer by Hwang, Hyeonseok, Jo, Byeonghak, Moon, Junil, Kwon, Chankeun, Ko, Baekseok, Kim, Soo-Won

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    Simulation of serpentine trace of DQ PCB layout for DDR3 applications

    Simulation of serpentine trace of DQ PCB layout for DDR3 applications by Ko, Baekseok, Kim, Joowon, Oh, Kihun, Kwon, Chan-Keun, Kim, Soo-Won

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Practical verification of power delivery networks for smart TV applications

    Practical verification of power delivery networks for smart TV applications by Baekseok Ko, Joowon Kim, Jaemin Ryoo, Chulsoon Hwang, Seung-Baek Park, Soo-Won Kim

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Simplified Chip Power Modeling Methodology Without Netlist Information in Early Stage of SoC Design Process

    Simplified Chip Power Modeling Methodology Without Netlist Information in Early Stage of SoC Design Process by Ko, Baekseok, Kim, Joowon, Ryoo, Jaemin, Hwang, Chulsoon, Song, Junyoung, Kim, Soo-Won

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  8. 8
    Practical approach to power integrity-driven design process for power-delivery networks

    Practical approach to power integrity-driven design process for power-delivery networks by Ko, Baekseok, Kim, Joowon, Ryoo, Jaemin, Hwang, Chulsoon, Kwon, Chan-Keun, Kim, Soo-Won

    Request full text
    Items that this one cites
    Article
    Save to List
    Saved in:

Search Tools: