Search Results - Kurd, N.
-
1
-
2
-
3
-
4
-
5
Multi-GHz clocking scheme for Intel(R) Pentium(R) 4 microprocessor
Conference Proceeding -
6
-
7
-
8
-
9
-
10
A replica-biased 50% duty cycle PLL architecture with 1/spl times/ VCO
Conference Proceeding -
11
-
12
-
13
-
14
A novel digital loop filter architecture for bang-bang ADPLL
Conference Proceeding -
15
-
16
-
17
-
18
-
19
-
20