Search Results - Kwangmyoung Rho

  • Showing 1 - 3 results of 3
Refine Results
  1. 1
    23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture

    23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture by Kwangmyoung Rho, Tsuchida, Kenji, Dongkeun Kim, Shirai, Yutaka, Jihyae Bae, Inaba, Tsuneo, Noro, Hiromi, Hyunin Moon, Sungwoong Chung, Sunouchi, Kazumasa, Jinwon Park, Kiseon Park, Yamamoto, Akihito, Seoungju Chung, Hyeongon Kim, Oyamatsu, Hisato, Jonghoon Oh

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Low Voltage and High Speed 1Xnm 1T1C FE-RAM with Ultra-Thin 5nm HZO

    Low Voltage and High Speed 1Xnm 1T1C FE-RAM with Ultra-Thin 5nm HZO by Sung, Minchul, Rho, Kwangmyoung, Kim, Jayong, Cheon, Junho, Choi, Kiyoung, Kim, Dohee, Em, Hoseok, Park, Gyeongcheol, Woo, Jungwook, Lee, Yeongyu, Ko, Jaehyeon, Kim, Moonhoi, Lee, Gwangyeob, Ryu, Seung Wook, Sheen, Dong Sun, Joo, Yangsung, Kim, Seiyon, Cho, Chang Hyun, Na, Myung-Hee, Kim, Jinkook

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    Offset-Trimming Bit-Line Sensing Scheme for Gigabit-Scale DRAM's

    Offset-Trimming Bit-Line Sensing Scheme for Gigabit-Scale DRAM's by Suh, Jungwon, Rho, Kwangmyoung, Park, Chankwang, Koh, Yohwan

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: