Search Results - Mrabet, Hayder

  • Showing 1 - 19 results of 19
Refine Results
  1. 1
    FPGA Interconnect Topologies Exploration

    FPGA Interconnect Topologies Exploration by Mehrez, Habib, Farooq, Umer, Mrabet, Hayder, Marrakchi, Zied

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Performances comparison between multilevel hierarchical and mesh FPGA interconnects

    Performances comparison between multilevel hierarchical and mesh FPGA interconnects by Marrakchi, Z., Mrabet, H., Masson, C., Mehrez, H.

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    Comparison of Tree-based and Mesh-based coarse-grained FPGA architectures

    Comparison of Tree-based and Mesh-based coarse-grained FPGA architectures by Marrakchi, Zied, Farooq, Umer, Parvez, Husain, Mehrez, Habib

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Placement and routing techniques to improve delay balance of WDDL netlist in MFPGA

    Placement and routing techniques to improve delay balance of WDDL netlist in MFPGA by Amouri, E., Mrabet, H., Marrakchi, Z., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing

    Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing by Amouri, E., Mrabet, H., Marrakchi, Z., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances

    Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances by Marrakchi, Z., Mrabet, H., Masson, C., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture

    The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture by Farooq, U., Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    Optimized local interconnect for cluster-based Mesh FPGA architecture

    Optimized local interconnect for cluster-based Mesh FPGA architecture by Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Generic Techniques and CAD tools for automated generation of FPGA Layout

    Generic Techniques and CAD tools for automated generation of FPGA Layout by Parvez, H., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    Efficient Mesh of Tree Interconnect for FPGA Architecture

    Efficient Mesh of Tree Interconnect for FPGA Architecture by Marrakchi, Z., Mrabet, H., Masson, C., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation

    Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation by Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    Performances improvement of FPGA using novel multilevel hierarchical interconnection structure

    Performances improvement of FPGA using novel multilevel hierarchical interconnection structure by Mrabet, H., Marrakchi, Z., Souillot, P., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    Performances improvement of FPGA using novel multilevel hierarchical interconnection structure

    Performances improvement of FPGA using novel multilevel hierarchical interconnection structure by Mrabet, Hayder, Marrakchi, Zied, Souillot, Pierre, Mehrez, Habib

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    A new multilevel hierarchical MFPGA and its suitable configuration tools

    A new multilevel hierarchical MFPGA and its suitable configuration tools by Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    Automatic layout generator of domain specific FPGA

    Automatic layout generator of domain specific FPGA by Mrabet, H., Parvez, H., Marrakchi, Z., Mehrez, H., Tissot, A.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 16
    Performances comparison between multilevel hierarchical and mesh FPGA interconnects

    Performances comparison between multilevel hierarchical and mesh FPGA interconnects by Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  17. 17
    Hierarchical FPGA clustering to improve routability

    Hierarchical FPGA clustering to improve routability by Marrakchi, Z., Mrabet, H., Mehrez, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 18
    Implementation of scalable embedded FPGA for SOC

    Implementation of scalable embedded FPGA for SOC by Mrabet, H., Marrakchi, T., Mehrez, H., Tissot, A.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 19
    Automatic layout of scalable embedded field programmable gate array

    Automatic layout of scalable embedded field programmable gate array by Mrabet, H., Marrakchi, Z., Mehrez, H., Tissot, A.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: