Search Results - Njejimana, Larissa

  • Showing 1 - 4 results of 4
Refine Results
  1. 1
    Design of a Real-Time FPGA-Based Data Acquisition Architecture for the LabPET II: An APD-Based Scanner Dedicated to Small Animal PET Imaging

    Design of a Real-Time FPGA-Based Data Acquisition Architecture for the LabPET II: An APD-Based Scanner Dedicated to Small Animal PET Imaging by Njejimana, Larissa, Tetrault, Marc-Andre, Arpin, Louis, Burghgraeve, Adrien, Maille, Pascale, Lavoie, Jean-Christophe, Paulin, Caroline, Koua, Konin C., Bouziri, Heythem, Panier, Sylvain, Ben Attouch, Mohamed W., Abidi, Mouadh, Cadorette, Jules, Pratte, Jean-Francois, Lecomte, Roger, Fontaine, Rejean

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Poster - 01: LabPET II Pixelated APD-Based PET Scanner for High-Resolution Preclinical Imaging

    Poster - 01: LabPET II Pixelated APD-Based PET Scanner for High-Resolution Preclinical Imaging by Lecomte, Roger, Arpin, Louis, Beaudoin, Jean-François, Bergeron, Mélanie, Bouchard, Jonathan, Bouziri, Haithem, Cadorette, Jules, Gaudin, Émilie, Jürgensen, Nadia, Koua, Konin Calliste, Trépanier, Pierre-Yves Lauzier, Leroux, Jean-Daniel, Loignon-Houle, Francis, Njejimana, Larissa, Paillé, Maxime, Paulin, Caroline, Pepin, Catherine, Pratte, Jean-François, Samson, Arnaud, Thibaudeau, Christian, Viscogliosi, Nicolas, Fontaine, Réjean

    Get full text
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    A fully integrated pulse charge generator embedded in a 64-channel readout ASIC dedicated to a PET/CT detector module

    A fully integrated pulse charge generator embedded in a 64-channel readout ASIC dedicated to a PET/CT detector module by Ben attouch, Mohamed Walid, Koua, K. M., Panier, S., Arpin, L., Njejimana, L., Bouziri, H., Abidi, M., Paulin, C., Lecomte, R., Pratte, J., Fontaine, R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Design of a real-time FPGA-based DAQ architecture for the LabPET II, an APD-based scanner dedicated to small animal PET imaging

    Design of a real-time FPGA-based DAQ architecture for the LabPET II, an APD-based scanner dedicated to small animal PET imaging by Njejimana, L., Tetrault, M., Arpin, L., Burghgraeve, A., Maille, P., Lavoie, J., Paulin, C., Koua, K. C., Bouziri, H., Panier, S., Ben Attouch, Mohamed W., Abidi, M., Pratte, J., Lecomte, R., Fontaine, R.

    Request full text
    Items that cite this one
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: