Search Results - Pable, S. D.
-
1
-
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
Performance optimization of CNFET based subthreshold circuits
Conference Proceeding -
13
-
14
Performance optimization of LUT of subthreshold FPGA in deep submicron
Conference Proceeding -
15
-
16
A hybrid CMOS-CNFET, 1.4-V 6.8-ppm/°C bandgap reference circuit
Conference Proceeding -
17
-
18
-
19
-
20
Optimized design of hybrid CMOS and CNFET 32 nm dual-X current conveyor
Conference Proceeding