Frequency-independent equivalent-circuit model for on-chip spiral inductors by Yu Cao, Groves, R.A., Xuejue Huang, Zamdmer, N.D., Plouchart, J.-O., Wachnik, R.A., Tsu-Jae King, Chenming Hu

Get full text

AI-driven Event Recognition with a Real-Time 3D 60-GHz Radar System by Tzadok, Asaf, Valdes-Garcia, Alberto, Pepeljugoski, Petar, Plouchart, J.-O., Yeck, Mark, Liu, Huijuan

Request full text

Design of wide-band CMOS VCO for multiband wireless LAN applications by Fong, N.H.W., Plouchart, J.-O., Zamdmer, N., Duixian Liu, Wagner, L.F., Plett, C., Tarr, N.G.

Get full text

Modeling of Variation in Submicrometer CMOS ULSI Technologies by Springer, S.K., Lee, S., Lu, N., Nowak, E.J., Plouchart, J.-O., Watts, J.S., Williams, R.Q., Zamdmer, N.

Get full text

A 1-V 3.8 - 5.7-GHz wide-band VCO with differentially tuned accumulation MOS varactors for common-mode noise rejection in CMOS SOI technology by Fong, N.H.W., Plouchart, J.-O., Zamdmer, N., Duixian Liu, Wagner, L.F., Plett, C., Tarr, N.G.

Get full text

A 73.9-83.5GHz synthesizer with −111dBc/Hz phase noise at 10MHz offset in a 130nm SiGe BiCMOS technology by Plouchart, J.-O, Ferriss, Mark, Sadhu, Bodhisatwa, Sanduleanu, Mihai, Parker, Benjamin, Reynolds, Scott

Request full text

A 60GHz packaged switched beam 32nm CMOS TRX with broad spatial coverage, 17.1dBm peak EIRP, 6.1dB NF at < 250mW by Sadhu, B., Valdes-Garcia, A., Plouchart, J.-O, Ainspan, H., Gupta, A. K., Ferriss, M., Yeck, M., Sanduleanu, M., Gu, X., Baks, C., Liu, D., Friedman, D.

Request full text

A low-voltage 40-GHz complementary VCO with 15% frequency tuning range in SOI CMOS technology by Neric Fong, Jonghae Kim, Plouchart, J.-O., Zamdmer, N., Duixian Liu, Wagner, L., Plett, C., Tarr, G.

Get full text

Symmetric Vertical Parallel Plate Capacitors for On-Chip RF Circuits in 65-nm SOI Technology by Daeik Kim, Jonghae Kim, Plouchart, J.-O., Choongyeun Cho, Trzcinski, R., Kumar, M., Norris, C.

Get full text

Decomposition and Analysis of Process Variability Using Constrained Principal Component Analysis by Choongyeun Cho, Kim, D.D., Jonghae Kim, Plouchart, J.-O., Daihyun Lim, Sangyeun Cho, Trzcinski, R.

Get full text

Manufacturable Parasitic-Aware Circuit-Level FETs in 65-nm SOI CMOS Technology by Kim, Daeik, Kim, Jonghae, Plouchart, Jean-Olivier, Cho, Choongyeun, Trzcinski, Robert, Lee, Sungjae, Kumar, Mahender, Norris, Christine, Rieh, Jae-Sung, Freeman, Greg, Ahlgren, David

Get full text

Cryogenic CMOS: design considerations for future quantum computing systems by Joshi, R.V., Plouchart, J.O., Zettles, G., Willenborg, S., Chakraborty, S., Johnson, B.R., Wack, A., Allison, B., Timmerwilke, J., Tien, K., Yeck, M., Yilma, D., Garcia, A.V., Friedman, D.

Request full text

SiGe power HBT's for low-voltage, high-performance RF applications by Burghartz, J.N., Plouchart, J.-O., Jenkins, K.A., Webster, C.S., Soyuer, M.

Get full text

Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications by Rylyakov, A., Tierno, J., Ainspan, H., Plouchart, J.-O., Bulzacchelli, J., Deniz, Z.T., Friedman, D.

Request full text

Low-power multi-GHz and multi-Gb/s SiGe BiCMOS circuits by Soyuer, M., Ainspan, H.A., Meghelli, M., Plouchart, J.-O.

Get full text

A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS by Plouchart, J.-O, Ferriss, M., Natarajan, A., Valdes-Garcia, A., Sadhu, B., Rylyakov, A., Parker, B., Beakes, M., Babakani, A., Yaldiz, S., Pileggi, L., Harjani, R., Reynolds, S., Tierno, J. A., Friedman, D.

Request full text

A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOS by Plouchart, J-O, Sanduleanu, M. A. T., Toprak-Deniz, Z., Beukema, T. J., Reynolds, S., Parker, B. D., Beakes, M., Tierno, J. A., Friedman, D.

Request full text

A Modular All-Digital PLL Architecture Enabling Both 1-to-2GHz and 24-to-32GHz Operation in 65nm CMOS by Rylyakov, A. V., Tierno, J. A., Turker, D. Z., Plouchart, J.-O., Ainspan, H. A., Friedman, D.

Request full text

Suitability of Scaled SOI CMOS for High-Frequency Analog Circuits by Zamdmer, N., Plouchart, J.-O., Kim, J., Lu, L.-H., Narasimha, S., O'Neil, P., Ray, A., Sherony, M., Wagner, L.

Request full text

A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS by Plouchart, J.-O., Yaldiz, S., Pileggi, L., Harjani, R., Reynolds, S., Tierno, J. A., Friedman, D., Ferriss, M., Natarajan, A. S., Valdes-Garcia, A., Sadhu, B., Rylyakov, A., Parker, B. D., Beakes, M., Babakhani, A.

Get full text