Search Results - Raghunandan, K.S.

  • Showing 1 - 8 results of 8
Refine Results
  1. 1
    Script independent approach for multi-oriented text detection in scene image

    Script independent approach for multi-oriented text detection in scene image by Dey, Sounak, Shivakumara, Palaiahnakote, Raghunandan, K.S., Pal, Umapada, Lu, Tong, Kumar, G. Hemantha, Chan, Chee Seng

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Portosystemic Myelopathy: A Rare Neurological Presentation of Portosystemic Shunts

    Portosystemic Myelopathy: A Rare Neurological Presentation of Portosystemic Shunts by Rao, Prasanna K.S, Sheth, Keyur A, Nadig, Raghunandan, Patil, Mallikarjun, Channagiri, Adarsh K

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  3. 3
    Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects

    Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects by Raghunandan, C., Sainarayanan, K.S., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Impact of process variations on bus-encoding schemes for delay minimization in VLSI interconnects

    Impact of process variations on bus-encoding schemes for delay minimization in VLSI interconnects by Raghunandan, C., Sainarayanan, K.S., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    Encoding with Repeater Insertion for Minimizing Delay in VLSI Interconnects

    Encoding with Repeater Insertion for Minimizing Delay in VLSI Interconnects by Raghunandan, C., Sainarayanan, K.S., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Coupling aware energy-efficient data scrambling on memory-processor interfaces

    Coupling aware energy-efficient data scrambling on memory-processor interfaces by Sainarayanan, K.S., Ravindra, J.V.R., Raghunandan, C., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Bus coding to minimize redundant bit transitions

    Bus coding to minimize redundant bit transitions by Sainarayanan, K.S., Raghunandan, C., Ravindra, J.V.R., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    Efficient Spatial-Temporal Coding Scheme for Minimizing Delay in Interconnects

    Efficient Spatial-Temporal Coding Scheme for Minimizing Delay in Interconnects by Sainarayanan, K.S., Raghunandan, C., Ravindra, J.V.R., Srinivas, M.B.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: