Search Results - Sass, A. R.
-
1
-
2
-
3
Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research
Conference Proceeding -
4
-
5
-
6
-
7
Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs
Conference Proceeding -
8
-
9
-
10
A Large-Scale Architecture for Restricted Boltzmann Machines
Conference Proceeding -
11
Impulse C vs. VHDL for Accelerating Tomographic Reconstruction
Conference Proceeding -
12
-
13
-
14
SIRC: An Extensible Reconfigurable Computing Communication API
Conference Proceeding -
15
-
16
-
17
-
18
-
19
-
20
A Heterogeneous FPGA Architecture for Support Vector Machine Training
Conference Proceeding