Search Results - Sujitha, Keesarapalli

  • Showing 1 - 2 results of 2
Refine Results
  1. 1
    Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm

    Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm by Jayanthy, S., Bhuvaneswari, M. C., Sujitha, Keesarapalli

    Published in VLSI Design
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm

    Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm by Jayanthy, S., Bhuvaneswari, M. C., Sujitha, Keesarapalli

    Get full text
    Article
    Save to List
    Saved in:

Search Tools: