Search Results - Talbot, Gerry R

  • Showing 1 - 5 results of 5
Refine Results
  1. 1
    An Embedded All-Digital Circuit to Measure PLL Response

    An Embedded All-Digital Circuit to Measure PLL Response by Fischette, Dennis M, Loke, Alvin L S, DeSantis, Richard J, Talbot, Gerry R

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  2. 2
    Extending HyperTransport™ technology to 8.0 Gb/s in 32-nm SOI-CMOS processors

    Extending HyperTransport™ technology to 8.0 Gb/s in 32-nm SOI-CMOS processors by Doyle, B. A., Loke, A. L. S., Maheshwari, S. K., Wang, C. L., Fischette, D. M., Cooper, J. G., Aggarwal, S. K., Wee, T. T., Lackey, C. O., Kedarnath, H. S., Oshima, M. M., Talbot, G. R., Fang, E. S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    Effectiveness of non-adjuvanted pandemic influenza A vaccines for preventing pandemic influenza acute respiratory illness visits in 4 U.S. communities

    Effectiveness of non-adjuvanted pandemic influenza A vaccines for preventing pandemic influenza acute respiratory illness visits in 4 U.S. communities by Griffin, Marie R, Monto, Arnold S, Belongia, Edward A, Treanor, John J, Chen, Qingxia, Chen, Jufu, Talbot, H Keipp, Ohmit, Suzanne E, Coleman, Laura A, Lofthus, Gerry, Petrie, Joshua G, Meece, Jennifer K, Hall, Caroline Breese, Williams, John V, Gargiullo, Paul, Berman, LaShondra, Shay, David K

    Published in PloS one
    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  4. 4
    FEXT Crosstalk Cancellation for High-Speed Serial Link Design

    FEXT Crosstalk Cancellation for High-Speed Serial Link Design by Harjani, R., Talbot, G., Bommalingaiahnapallya, Shubha, Ahmadi, Mahmoud Rezci, Sham, Kin-Joe

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O

    A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O by Fischette, D.M., Loke, A.L.S., Oshima, M.M., Doyle, B.A., Bakalski, R., DeSantis, R.J., Thiruvengadam, A., Wang, C.L., Talbot, G.R., Fang, E.S.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: