Search Results - Vestias, M.*

Refine Results
  1. 1
    MULTI-GNSS RECEIVER FOR AEROSPACE NAVIGATION AND POSITIONING APPLICATIONS

    MULTI-GNSS RECEIVER FOR AEROSPACE NAVIGATION AND POSITIONING APPLICATIONS by Peres, T. R., Silva, J. S., Silva, P. F., Carona, D., Serrador, A., Palhinha, F., Pereira, R., Véstias, M.

    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    System-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures

    System-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures by Vestias, M.P., Neto, H.C.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    DALI: a methodology for the co-design of dataflow applications on hardware/software architectures [video encoder DSP example]

    DALI: a methodology for the co-design of dataflow applications on hardware/software architectures [video encoder DSP example] by Vestias, M.P., Neto, H.C.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    FPGA implementation of IEEE 802.15.3c receiver

    FPGA implementation of IEEE 802.15.3c receiver by Vestias, M., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    DCM demapper for MB-OFDM on FPGA

    DCM demapper for MB-OFDM on FPGA by Vestias, M., Santos, H., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Design and test of a MIMO Receiver based on the Alamouti scheme in FPGA

    Design and test of a MIMO Receiver based on the Alamouti scheme in FPGA by Vestias, M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    A High-Rate MIMO Receiver in an FPGA

    A High-Rate MIMO Receiver in an FPGA by Pinho, Pedro, Vestias, M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman's Algorithm

    Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman's Algorithm by Vestias, M., Neto, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Tradeoffs in the design of sliding block Viterbi decoders for MB-OFDM UWB systems

    Tradeoffs in the design of sliding block Viterbi decoders for MB-OFDM UWB systems by Vestias, M., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    Design of an IEEE 802.15.3c baseband processor in FPGA

    Design of an IEEE 802.15.3c baseband processor in FPGA by Vestias, M., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs

    Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs by Vestias, M., Neto, H., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    Iterative decimal multiplication using binary arithmetic

    Iterative decimal multiplication using binary arithmetic by Vestias, M P, Neto, H C

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs

    Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs by Duarte, R., Neto, H., Vestias, M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    Revisiting the Newton-Raphson Iterative Method for Decimal Division

    Revisiting the Newton-Raphson Iterative Method for Decimal Division by Vestias, M. P., Neto, H. C.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    Sliding block Viterbi decoders in FPGA

    Sliding block Viterbi decoders in FPGA by Vestias, M., Neto, H., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 16
    Non-volatile memory circuits for FIMS and TAS writing techniques on magnetic tunnelling junctions

    Non-volatile memory circuits for FIMS and TAS writing techniques on magnetic tunnelling junctions by Silva, V., Vestias, M. P., Neto, H. C., Fernandes, J. R.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  17. 17
    A dynamic buffer resize technique for networks-on-chip on FPGA

    A dynamic buffer resize technique for networks-on-chip on FPGA by Vestias, M P, Neto, H C

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 18
    A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory

    A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory by Silva, V., Fernandes, J. R., Vestias, M. P., Neto, H. C.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 19
    Design of a massively parallel computing architecture for dense matrix multiplication

    Design of a massively parallel computing architecture for dense matrix multiplication by Jose, W., Silva, A. R., Vestias, M., Neto, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  20. 20
    Design of a multiband full-rate ultra-wideband receiver in FPGA

    Design of a multiband full-rate ultra-wideband receiver in FPGA by Vestias, M., Neto, H., Sarmento, H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: