Search Results - Wu, A.C.H.

  • Showing 1 - 7 results of 7
Refine Results
  1. 1
    Performance-driven crosstalk elimination at post-compiler level

    Performance-driven crosstalk elimination at post-compiler level by Wu-An Kuo, Yi-Ling Chiang, TingTing Hwang, Wu, A.C.H.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    A Study of Applying the Structuration Model of Technology to the Implement of Enterprise Resource Planning

    A Study of Applying the Structuration Model of Technology to the Implement of Enterprise Resource Planning by Wu, A.C.H., Kwoting Fang

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    A Study of Information System Integration - with the Structuration Model of Technology as the Foundation

    A Study of Information System Integration - with the Structuration Model of Technology as the Foundation by Kwoting Fang, Wu, A.C.H., Chiang Tung-Yang

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    Combining technology mapping and placement for delay-minimization in FPGA designs

    Combining technology mapping and placement for delay-minimization in FPGA designs by Chau-Shen Chen, Yu-Wen Tsay, TingTing Hwang, Wu, A.C.H., Youn-Long Lin

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  5. 5
    State assignment for power and area minimization

    State assignment for power and area minimization by Kuo-Hua Wang, Wen-Sing Wang, Hwang, T.T., Wu, A.C.H., Youn-Long Lin

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Partitioning algorithms for layout synthesis from register-transfer netlists

    Partitioning algorithms for layout synthesis from register-transfer netlists by Wu, A.C.H., Gajski, D.D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    Combining technology mapping and placement for delay-optimization in FPGA designs

    Combining technology mapping and placement for delay-optimization in FPGA designs by Chen, C.-S., Tsay, Y.-W., Hwang, T., Wu, A.C.H., Lin, Y.-L.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: