Search Results - Yarsun Hsu

Refine Results
  1. 1
    A hybrid on-chip network with a low buffer requirement

    A hybrid on-chip network with a low buffer requirement by Jen-Yu Wang, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Multi-mode message passing switch networks applied for QC-LDPC decoder

    Multi-mode message passing switch networks applied for QC-LDPC decoder by Liu, Chih-Hao, Lin, Chien-Ching, Chang, Hsie-Chia, Lee, Chen-Yi, Hsua, Yarsun

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    Design and Evaluation of Dynamically-Allocated Multi-queue Buffers with Multiple Packets for NoC Routers

    Design and Evaluation of Dynamically-Allocated Multi-queue Buffers with Multiple Packets for NoC Routers by Yung-Chou Tsai, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    A Runtime Framework for GPGPU

    A Runtime Framework for GPGPU by Shang-Chieh Lin, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    Group allocation: A novel fairness mechanism for on-chip network

    Group allocation: A novel fairness mechanism for on-chip network by Shan-Jung Miao, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    Implementation and analysis of speculative flow control for on-chip interconnection network

    Implementation and analysis of speculative flow control for on-chip interconnection network by Hung-Jen Sun, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    A Novel Architecture and Routing Algorithm for Dynamic Reconfigurable Network-on-Chip

    A Novel Architecture and Routing Algorithm for Dynamic Reconfigurable Network-on-Chip by Li-Wei Wu, Wei-Xiang Tang, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    A System Exploration Platform for Network-on-Chip

    A System Exploration Platform for Network-on-Chip by Chi-Fu Chang, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Accelerating AdaBoost algorithm using GPU for multi-object recognition

    Accelerating AdaBoost algorithm using GPU for multi-object recognition by Tsai, Pin Yi, Hsu, Yarsun, Chiu, Ching-Te, Chu, Tsai-Te

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  10. 10
    Object oriented network-on-chip modeling

    Object oriented network-on-chip modeling by Chi-Fu Chang, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  11. 11
    A Flexible and Cost-Effective File-Wise Reliability Scheme for Storage Systems

    A Flexible and Cost-Effective File-Wise Reliability Scheme for Storage Systems by Tzer-Ta Tseng, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  12. 12
    Wofs: A Distributed Network File System Supporting Fast Data Insertion and Truncation

    Wofs: A Distributed Network File System Supporting Fast Data Insertion and Truncation by Cheng-Chia Wang, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  13. 13
    Achieving Global Fairness for On-Chip Network Using Group Allocation

    Achieving Global Fairness for On-Chip Network Using Group Allocation by Shan-Jung Miao, Yin Men, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  14. 14
    Cycle Stealing and Channel Management for On-Chip Networks

    Cycle Stealing and Channel Management for On-Chip Networks by Jwo-An Lin, Yung-Chou Tsai, Tay-Jyi Lin, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  15. 15
    Design of ultra low power CML MUXs and latches with forward body bias

    Design of ultra low power CML MUXs and latches with forward body bias by Hsiang-Ju Hsu, Ching-Te Chiu, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  16. 16
    Efficient stack simulation for set-associative virtual address caches with real tags

    Efficient stack simulation for set-associative virtual address caches with real tags by Wu, C.E., Yarsun Hsu, Yew-Huey Liu

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:
  17. 17
    A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology

    A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology by Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fan-Ta Chen, Min-Sheng Kao, YarSun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  18. 18
    Improved Static Desynchronization scheme for Clos-network switches

    Improved Static Desynchronization scheme for Clos-network switches by Che-Hsi Chao, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  19. 19
    Memory characterization of a parallel data mining workload

    Memory characterization of a parallel data mining workload by Jin-Soo Kim, Xiaohan Qin, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  20. 20
    A 10 Gb/s Wide-Band Current-Mode Logic I/O Interface for High-Speed Interconnect in 0.18 μm CMOS Technology

    A 10 Gb/s Wide-Band Current-Mode Logic I/O Interface for High-Speed Interconnect in 0.18 μm CMOS Technology by Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Min-Sheng Kao, Chih-Hsien Jen, Yarsun Hsu

    Request full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: