Search Results - de Lange, A.A.J.

  • Showing 1 - 9 results of 9
Refine Results
  1. 1
    Hierarchical parameterized synthesis of semi regular VLSI processor arrays

    Hierarchical parameterized synthesis of semi regular VLSI processor arrays by de Lange, A.A.J., Deprettere, E.F., Dewilde, P.M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    Real time application of the floating point pipeline CORDIC processor in massive-parallel pipelined DSP algorithms

    Real time application of the floating point pipeline CORDIC processor in massive-parallel pipelined DSP algorithms by de Lange, A.A.J., Deprettere, E.F., van der Veen, A., Bu, J.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    A model for the high-level description and simulation of VLSI networks

    A model for the high-level description and simulation of VLSI networks by van der Hoeven, A.J., de Lange, A.A.J., Deprettere, E.F., Dewilde, P.M.

    Published in IEEE MICRO
    Get full text
    Items that this one cites
    Article
    Save to List
    Saved in:
  4. 4
    Design and implementation of a floating-point quasi-systolic general purpose CORDIC rotator for high-rate parallel data and signal processing

    Design and implementation of a floating-point quasi-systolic general purpose CORDIC rotator for high-rate parallel data and signal processing by de Lange, A.A.J., Deprettere, E.F.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    An efficient multi-window display-memory architecture for full-motion video signals

    An efficient multi-window display-memory architecture for full-motion video signals by de Lange, A.A.J., La Hei, G.D.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  6. 6
    A new model for the high level description and simulation of VLSI networks

    A new model for the high level description and simulation of VLSI networks by van der Hoeven, A. J., de Lange, A. A., Deprettere, E. F., Dewilde, P. M.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  7. 7
    A hierarchical constraint graph generation and compaction system for symbolic layout

    A hierarchical constraint graph generation and compaction system for symbolic layout by de Lange, A.A.J., de Lange, J.S.J., Vink, J.F.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  8. 8
    An application specific IC for digital signal processing: the floating point pipeline CORDIC processor

    An application specific IC for digital signal processing: the floating point pipeline CORDIC processor by de Lange, A.A.J., van der Hoeven, A.J., Deprettere, E.F., Dewilde, P.

    Request full text
    Conference Proceeding
    Save to List
    Saved in:
  9. 9
    Shift of the DX level in narrow Si delta-doped GaAs

    Shift of the DX level in narrow Si delta-doped GaAs by Koenraad, P M, Lange, W de, Blom, F A P, Leys, M R, Perenboom, J A A J, Singleton, J, Wolter, J H

    Get full text
    Items that this one cites
    Items that cite this one
    Article
    Save to List
    Saved in:

Search Tools: