Hiding cache miss penalty using priority-based execution for embedded processors

• Main Authors: Park, Sanghyun, Shrivastava, Aviral, Paek, Yunheung
• Format: Conference Proceeding
• Language: English
• Subjects: Computer systems organization > Embedded and cyber-physical systems; Computer systems organization > Real-time systems; Software and its engineering > Software notations and tools > Compilers
• DOI: 10.1145/1403375.1403665

The contribution of memory latency to execution time continues to increase, and latency hiding mechanisms become ever more important for efficient processor design. While high-end processors can use elaborate techniques like multiple issue, out-of-order execution, speculative execution, value prediction etc. to tolerate high memory latencies, they are often not viable solutions for embedded processors, due to significant area, power and chip complexity overheads. This paper proposes a hardware-software cooperative approach, called priority-based execution to hide cache miss penalty for embedded processors. The compiler classifies the instructions into low-priority and high-priority instructions. The processor executes the high-priority instructions, but delays the execution of low priority instructions. They are executed on a cache miss to hide the cache miss penalty. We empirically evaluate our proposal on the Intel XScale compiler and microarchitecture. Experimental results on bench-marks from Multimedia, Media Bench, MiBench, and SPEC2000 demonstrate an average 17% performance improvements, hiding 75% cache miss penalty.