Analog system verification in the presence of parasitics using behavioral simulation

Saved in:
Bibliographic Details
Main Authors: Liu, Edward W. Y., Chang, Henry C., Sangiovanni-Vincentelli, Alberto L.
Format: Conference Proceeding
Language:English
Subjects:
Hardware > Electronic design automation > Physical design (EDA) > Partitioning and floorplanning
Hardware > Hardware validation > Functional verification
Hardware > Hardware validation > Functional verification > Simulation and emulation
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:
DOI:10.1145/157485.164648