Multiple-banked register file architectures

• Main Authors: Cruz, José-Lorenzo, González, Antonio, Valero, Mateo, Topham, Nigel P.
• Format: Conference Proceeding
• Language: English
• Subjects: Clocks; Computer architecture; Computer systems organization > Architectures > Other architectures; Degradation; Delay effects; Hardware > Hardware validation; Logic; Microprocessors; Multithreading; Permission; Registers; Wire
• ISSN: 1063-6897; 0163-5964; 2575-713X
• DOI: 10.1145/339647.339708

The register file access time is one of the critical delays in current superscalar processors. Its impact on processor performance is likely to increase in future processor generations, as they are expected to increase the issue width (which implies more register ports) and the size of the instruction window (which implies more registers), and to use some kind of multithreading. Under this scenario, the register file access time could be a dominant delay and a pipelined implementation would be desirable to allow for high clock rates. However, a multi-stage register file has severe implications for processor performance (e.g. higher branch misprediction penalty) and complexity (more levels of bypass logic). To tackle these two problems, in this paper we propose a register file architecture composed of multiple banks. In particular we focus on a multi-level organization of the register file, which provides low latency and simple bypass logic. We propose several caching policies and prefetching strategies and demonstrate the potential of this multiple-banked organization. For instance, we show that a two-level organization degrades IPC by 10% and 2% with respect to a non-pipelined single-banked register file, for SpecInt95 and SpecFP95 respectively, but it increases performance by 87% and 92% when the register file access time is factored in.