A novel bit-line direct-sense circuit that uses a feedback system for high-speed Flash memory

In this paper, a novel bit‐line direct‐sense circuit is proposed in order to realize high‐speed Flash memory. The sense circuit proposed in this paper controls the drivability of the bit‐line charging transistor by means of a feedback technique. In this way, it becomes possible to charge the bit‐lin...

Full description

Saved in:
Bibliographic Details
Published in:Electronics & communications in Japan. Part 2, Electronics Electronics, 2006-08, Vol.89 (8), p.1-8
Main Authors: Kadowaki, Takuya, Nakamura, Hiroki, Sakuraba, Hiroshi, Masuoka, Fujio
Format: Article
Language:English
Subjects:
bit-line direct-sense
feedback
Flash memory
sense circuit
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a novel bit‐line direct‐sense circuit is proposed in order to realize high‐speed Flash memory. The sense circuit proposed in this paper controls the drivability of the bit‐line charging transistor by means of a feedback technique. In this way, it becomes possible to charge the bit‐line at high speed so that high‐speed readout becomes possible. In spite of complexity in the circuit configuration, the increase of the chip area size is so small as to be negligible. The possibilities of oscillation in the feedback system are analyzed. It is demonstrated that the proposed sense circuit is stable. Hence, the proposed sense circuit can realize high‐speed stable readout of Flash memory. © 2006 Wiley Periodicals, Inc. Electron Comm Jpn Pt 2, 89(8): 1–8, 2006; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjb.20263
ISSN:8756-663X
1520-6432
DOI:10.1002/ecjb.20263