A VLSI 8 × 8 MIMO Near-ML Detector with Preprocessing

Multiple-input multiple-output (MIMO) systems are of significant interest due to their ability to increase the capacity of wireless communications systems, but for these to be useful they must also be practical for implementation in VLSI circuits. A particularly difficult part of these systems is th...

Full description

Saved in:
Bibliographic Details
Published in:Journal of signal processing systems 2009-09, Vol.56 (2-3), p.229-247
Main Authors: Knagge, Geoff, Bickerstaff, Mark, Ninness, Brett, Weller, Steven R., Woodward, Graeme
Format: Article
Language:English
Subjects:
Circuits and Systems
Computer Imaging
Electrical Engineering
Engineering
Image Processing and Computer Vision
Pattern Recognition
Pattern Recognition and Graphics
Signal,Image and Speech Processing
Vision
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Multiple-input multiple-output (MIMO) systems are of significant interest due to their ability to increase the capacity of wireless communications systems, but for these to be useful they must also be practical for implementation in VLSI circuits. A particularly difficult part of these systems is the detector, where the optimal maximum-likelihood solution is desirable, but cannot be directly implemented due to its exponential complexity. This paper addresses this challenge and presents a digital circuit design for an 8×8 MIMO detection problem. A key feature is the integrated channel preprocessing unit, which performs the channel decomposition functions that are either omitted or performed “off-line” in other designs. The proposed device achieves near maximum likelihood bit error rate results at 57.6 Mbps. Other novelties include a high speed sorting mechanism and power saving features.
ISSN:1939-8018
1939-8115
DOI:10.1007/s11265-008-0222-6