Loading…
Effective Data Rate on Ethernet Interfaces For Embedded Systems: A Comparative Analysis
This contribution proposes, discusses and analyzes different solutions for the implementation of Ethernet interfaces for embedded systems that show realistic compromise between performance and development cost. Two well-known approaches based on low cost microcontrollers are discussed. In the sequel...
Saved in:
Published in: | Journal of control, automation & electrical systems automation & electrical systems, 2013-12, Vol.24 (6), p.806-815 |
---|---|
Main Authors: | , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | This contribution proposes, discusses and analyzes different solutions for the implementation of Ethernet interfaces for embedded systems that show realistic compromise between performance and development cost. Two well-known approaches based on low cost microcontrollers are discussed. In the sequel, two novel approaches, which are based on field programmable gate array (FPGA), are introduced. The comparison analysis of the suitability of the proposed approaches against those based on microcontrollers is addressed on two case studies. The first case study, which makes use of a prototype of communication interface for a webserver application, points out that the proposed approaches based on FPGA devices can offer the best tradeoff between performance and development cost. Also, it reveals that the flexibility offered by FPGA devices is a powerful tool to allow fast update of the firmware and hardware of the embedded systems. The second case study, which analyzes the solutions in a prototype of an internet-based authentication solution for biometric access control system, indicates that the highest bit-rate can only be achieved if the communication interface of an embedded system is prototyped with the proposed approach based on an FPGA device. |
---|---|
ISSN: | 2195-3880 2195-3899 |
DOI: | 10.1007/s40313-013-0075-5 |