A synthesis system for PLA-based programmable hardware

An automatic synthesis system for PLA based programmable hardware as part of a VLSI design system is presented. In order to reduce the needed silicon area of a PLA implementation we suggest algorithms for segmentation, term minimization and PLA — folding. We present results of the implemented term m...

Full description

Saved in:
Bibliographic Details
Published in:Microprocessing and microprogramming 1983-01, Vol.12 (1), p.15-31
Main Author: Grass, Werner
Format: Article
Language:English
Subjects:
Applied sciences
Computer aided design of digital systems, control part design
Computer science
control theory
systems
Exact sciences and technology
folding of PLAs
Language processing and microprogramming
logic design
microprogramming
multiple output combinational circuits
programmable logic arrays
segmentation of combinational circuits
Software
switching circuit theory
term minimization
VLSI design techniques
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An automatic synthesis system for PLA based programmable hardware as part of a VLSI design system is presented. In order to reduce the needed silicon area of a PLA implementation we suggest algorithms for segmentation, term minimization and PLA — folding. We present results of the implemented term minimization and PLA-folding procedures.
ISSN:0165-6074
DOI:10.1016/0165-6074(83)90112-6