Addressing mechanisms for VLIW and superscalar processors

RISC processors employ simple addressing modes which allow memory addresses to be calculated in a single processor cycle. This paper demonstrates that VLIW and Superscalar processor performance can be improved by further simplifying the addressing modes. In particular, the distinctive ORed indexing...

Full description

Saved in:
Bibliographic Details
Published in:Microprocessing and microprogramming 1993-12, Vol.39 (2), p.75-78
Main Authors: Steven, F.L., Adams, R.G., Steven, G.B., Wang, L., Whale, D.J.
Format: Article
Language:English
Subjects:
Addressing Mechanisms VLIW Superscalar
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:RISC processors employ simple addressing modes which allow memory addresses to be calculated in a single processor cycle. This paper demonstrates that VLIW and Superscalar processor performance can be improved by further simplifying the addressing modes. In particular, the distinctive ORed indexing addressing mechanism employed by the HARP VLIW processor boosts performance by 10%. Register indirect addressing on its own yields a similar performance improvement.
ISSN:0165-6074
DOI:10.1016/0165-6074(93)90060-X