The application of transmission line pulse testing for the ESD analysis of integrated circuits

Transmission line pulse (TLP) testing is well known for device characterisation in ESD circumstances. In this paper TLP is applied to full-integrated circuits and is shown to offer valuable data for the analysis of the ESD behaviour of ICs. TLP is the only method to study ESD behaviour during ESD st...

Full description

Saved in:
Bibliographic Details
Published in:Journal of electrostatics 2002-10, Vol.56 (3), p.399-414
Main Authors: Smedes, T, Velghe, R.M.D.A, Ruth, R.S, Huitsing, A.J
Format: Article
Language:English
Subjects:
ESD
Integrated circuits
TLP analysis
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Transmission line pulse (TLP) testing is well known for device characterisation in ESD circumstances. In this paper TLP is applied to full-integrated circuits and is shown to offer valuable data for the analysis of the ESD behaviour of ICs. TLP is the only method to study ESD behaviour during ESD stressing and as such provides essential knowledge about actual ESD current paths. The paper shows that both TLP characteristics and recordings of the actual waveforms should be used for a correct analysis. As illustrated by several examples, from different design groups and from different processes, such analysis gives valuable suggestions for improving circuit designs.
ISSN:0304-3886
1873-5738
DOI:10.1016/S0304-3886(02)00057-8