A New Design Methodology for Composing Complex Digital Systems

• Published in: Journal of applied research and technology 2013-04, Vol.11 (2), p.195-205
• Main Authors: Chu, S.L., Lo, M.J.
• Format: Article
• Language: English
• Subjects: Bluespec SystemVerilog; data-oriented methodology; IDCT/FDCT; MIPS-like processor; SOC
• ISSN: 1665-6423
• DOI: 10.1016/S1665-6423(13)71529-3

Continuous growth in the use of multimedia applications on portable devices makes the mobile computer systems have an increasing complexity. The functionalities of the used SOC chips and silicon intelligent properties in these portable devices are become complicated and hard to design. Traditional digital circuit designs adopt register transfer level with timing control methodologies, which focus on the datapath composition, timing control of registers, and the functions of combinational circuits. However, the huge amount of control and synchronous signals of the above components are difficult to design and debug. The timing costs of design and verification are increased dramatically. This paper proposed a new design methodology of digital system, called data-oriented methodology, to deal with the above problems, by using Bluespec SystemVerilog HDL and the corresponding tools. Instead of conventional timing-control mechanism, the data-oriented methodology adopts simple handshaking protocol, blocking transferring, and explicitly register/FIFO declaration for communicating between adjacent modules. The designs of FDCT/IDCT and pipelined MIPS-like CPU are adopted to compare the design costs of conventional timing-control and data-oriented methodologies. The chip performance and FPGA proven of these two designs are discussed