Loading…

Robust SiO2 gate dielectric thin films prepared through plasma-enhanced atomic layer deposition involving di-sopropylamino silane (DIPAS) and oxygen plasma: Application to amorphous oxide thin film transistors

DIPAS (di-isopropylamino silane, H3Si[N(C3H7)2]) and O2 plasma were employed, using plasma-enhanced atomic layer deposition (PEALD), to deposit silicon oxide to function as the gate dielectric at low temperature, i.e., below 200°C. The superior amorphous SiO2 thin films were deposited through the se...

Full description

Saved in:
Bibliographic Details
Published in:Ceramics international 2018-02, Vol.44 (2), p.1556-1565
Main Authors: Choi, Yoo-Jin, Bae, Seung-Muk, Kim, Jae-Hwan, Kim, Eui-Hyun, Hwang, Hee-Soo, Park, Jeong-Woo, Yang, Heesun, Choi, Eunsoo, Hwang, Jin-Ha
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:DIPAS (di-isopropylamino silane, H3Si[N(C3H7)2]) and O2 plasma were employed, using plasma-enhanced atomic layer deposition (PEALD), to deposit silicon oxide to function as the gate dielectric at low temperature, i.e., below 200°C. The superior amorphous SiO2 thin films were deposited through the self-limiting reactions of atomic layer deposition with a deposition rate of 0.135nm/cycle between 125 and 200°C. PEALD-based SiO2 thin layer films were applied to amorphous oxide thin film transistors constructed from amorphous In-Ga-Zn-O (IGZO) oxide layers, which functioned as channel layers in the bottom-gated thin film transistor (TFT) structure, with the aim of fabricating transparent electronics. The SiO2 gate dielectric exhibited the highest TFT performance through the fabrication of heavily doped n-type Si substrates, with a saturation mobility of 16.42cm2/V·s, threshold voltage of 2.95V and large on/off current ratio of 3.69 × 108. Ultimately, the highly doped Si was combined with the ALD-based SiO2 gate dielectric layers, leading to a saturation mobility of 16.42cm2/V·s, threshold voltage of 2.95V, S-slope of 0.1944, and on/off current ratio of 3.69 × 108. Semi-transparent and transparent TFTs were fabricated and provided saturation mobilities of 22.18 and 24.29cm2/V·s, threshold voltages of 4.18 and 2.17V, S-slopes of 0.1944 and 0.1945, and on/off current ratios of 9.63 × 108 and 1.03 × 107, respectively.
ISSN:0272-8842
1873-3956
DOI:10.1016/j.ceramint.2017.10.075