Designing an ultra-high-speed multiply-accumulate structure

In this article, an ultra-high-speed multiply-accumulate (MAC) structure is proposed. This fused MAC block uses low-voltage-swing (LVS) technique in the utilized carry-save adders and the final adder to improve its speed. Carry-save adders and the final adder are implemented with pass-transistor-bas...

Full description

Saved in:
Bibliographic Details
Published in:Microelectronics 2008-12, Vol.39 (12), p.1476-1484
Main Authors: Kashfi, Fatemeh, Fakhraie, S. Mehdi, Safari, Saeed
Format: Article
Language:English
Subjects:
Low voltage swing
Manchester carry chain
Multiply-accumulate
Ultra high speed
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this article, an ultra-high-speed multiply-accumulate (MAC) structure is proposed. This fused MAC block uses low-voltage-swing (LVS) technique in the utilized carry-save adders and the final adder to improve its speed. Carry-save adders and the final adder are implemented with pass-transistor-based Manchester-carry-chain logic. Sense amplifiers are used in the output nodes to amplify the LVS signals to the standard levels of zero and one. With this technique, we achieved the outstanding clock frequency of 15GHz for a five-stage pipelined MAC, which is 87.5% higher than the highest speed achieved for a pipelined multiplier in 65nm technology and above, with the power consumption of 25mW/GHz in 1.2V voltage supply.
ISSN:1879-2391
1879-2391
DOI:10.1016/j.mejo.2008.07.006