Analysis and simulation of Single Electron Transistor as an analogue frequency doubler

Performance of Single Electron Transistors as analogue frequency doublers is evaluated by analysis and HSPICE simulations. First, a macro model is selected which represents the device characteristics adequately. The model parameters are determined for different devices reported in the literature, ba...

Full description

Saved in:
Bibliographic Details
Published in:Microelectronics 2018-05, Vol.75, p.52-60
Main Authors: Eskandarian, A., Rajeyan, Z., Ebrahimnezhad, H.
Format: Article
Language:English
Subjects:
Analogue
Doubler
Macro model
Simulation
Single Electron Transistor (SET)
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Performance of Single Electron Transistors as analogue frequency doublers is evaluated by analysis and HSPICE simulations. First, a macro model is selected which represents the device characteristics adequately. The model parameters are determined for different devices reported in the literature, based on their DC characteristics. Adding terminal capacitances to the device model, the small-signal AC performance of the transistors are then simulated. It is observed that the selected devices can operate up to GHz frequencies. Then large signal theory of operation of a common source doubler with resistive loading is developed based on the selected model. Simulations for resistor and transistor loaded circuits with HSPICE are also presented. There is good agreement between the simulation results and those from the closed form analytical expressions. The device analysis and simulations indicate that the device can be used as a doubler in its Coulomb blockade region of operation. Conversion gain (loss) of −13 dB, and harmonic distortion of 12% can be expected.
ISSN:1879-2391
1879-2391
DOI:10.1016/j.mejo.2018.02.008