A 12-bit 10 MS/s SAR ADC using the extended C–2C capacitor array

This paper presents a 12-bit 10 MS/s successive approximation register analog-to-digital converter (SAR ADC) based on the extended C–2C capacitor array. Compared with traditional C–2C method, it provides a better tradeoff between the area and resolution of the capacitor array, facilitates the layout...

Full description

Saved in:
Bibliographic Details
Published in:Microelectronics 2023-09, Vol.139, p.105916, Article 105916
Main Authors: Xu, Hui, Duan, Yuhao, Cao, Chao, Zhao, Wei, Gan, Zebiao, Hu, Ke, Guo, Haijun
Format: Article
Language:English
Subjects:
CADC
C–2C
Extended C–2C
Multi-section DAC
SAR ADC
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a 12-bit 10 MS/s successive approximation register analog-to-digital converter (SAR ADC) based on the extended C–2C capacitor array. Compared with traditional C–2C method, it provides a better tradeoff between the area and resolution of the capacitor array, facilitates the layout design, and reduces the mismatch of the capacitor array. The SAR ADC is realized in a 55 nm CMOS process. For Nyquist input, the simulation results show that SNR, SFDR and ENOB of the SAR ADC are 73.6 dB, 83.3 dB and 11.9 bit respectively. After extracting parasitic parameters, the post-simulation results show that SNR is 63.8 dB, SFDR is 73.3 dB, and ENOB is 10.32 bit, respectively.
ISSN:1879-2391
1879-2391
DOI:10.1016/j.mejo.2023.105916