Loading…

Accelerating deep convolutional neural network on FPGA for ECG signal classification

Abnormal activity of the heart is known as cardiac arrhythmia which must be recognized in earlier stage to prevent sudden death and premature death. The occurrence of arrhythmia increases with age, and it is detected using an electrocardiogram (ECG) signal. Conversely, it is very complex to manually...

Full description

Saved in:
Bibliographic Details
Published in:Microprocessors and microsystems 2023-11, Vol.103, p.104939, Article 104939
Main Authors: Aruna, V B K L, Chitra, E, Padmaja, M
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983
cites cdi_FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983
container_end_page
container_issue
container_start_page 104939
container_title Microprocessors and microsystems
container_volume 103
creator Aruna, V B K L
Chitra, E
Padmaja, M
description Abnormal activity of the heart is known as cardiac arrhythmia which must be recognized in earlier stage to prevent sudden death and premature death. The occurrence of arrhythmia increases with age, and it is detected using an electrocardiogram (ECG) signal. Conversely, it is very complex to manually achieve the quick and exact classification due to the complexity, non-linearity and low amplitude of the ECG signal. As a result, the healthcare field requires an automatic system to recognize abnormal heartbeats from a huge amount of ECG records. So, the deep learning algorithm named as Deep Convolutional Neural Network (DCNN) is proposed in this research to analyze the ECG signal on a field-programmable gate array (FPGA). Before performing a classification process, two different processes called signal pre-processing as well as feature extraction are required. For the process of signal pre-processing, the Error Normalised Least Mean Square (ENLMS) algorithm is utilized in our work, and Discrete Wavelet Transform (DWT) technique is performed to take out the relevant features from the ECG signal. Finally, FPGA based one-dimensional DCNN with 3 convolutional layers, 3 pooling layers, and 3 fully connected layers is proposed to classify the signals with proper complex features. The publicly available MIT-BIH arrhythmia and PTB databases are exploited in this research to process ECG signals on the multi-input structure. In addition, different performance parameters like classification accuracy, specificity, sensitivity, and precision are engaged to evaluate the proposed methodology; also, it is compared with different FPGA based existing classifiers. The analysis shows that the proposed design accomplishes 98.6 % classification accuracy on the MIT-BIH arrhythmia database and 99.67 % accuracy on the PTB database, which is 0.304 % higher than a multilayer perception (MLP) and 0.47 % higher than decision-based classifier. Moreover, the proposed FPGA based DCNN accelerator consumes 0.45 mW, 185.426 MHz operation frequency and takes 15 s to complete the classification process.
doi_str_mv 10.1016/j.micpro.2023.104939
format article
fullrecord <record><control><sourceid>elsevier_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1016_j_micpro_2023_104939</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0141933123001837</els_id><sourcerecordid>S0141933123001837</sourcerecordid><originalsourceid>FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983</originalsourceid><addsrcrecordid>eNp9kF9LwzAUxYMoOKffwId8gc6k-dPlRRhjm8JAH-ZzaG9vRmbXjKSb-O1trc_elwOXcw6HHyGPnM044_rpMDt6OMUwy1ku-pc0wlyRCZ8XeWak0NdkwrjkmRGC35K7lA6MMcV0PiG7BQA2GMvOt3taI54ohPYSmnPnQ1s2tMVz_JXuK8RPGlq6ft8sqAuRrpYbmvx-cEFTpuSdh3KI3ZMbVzYJH_50Sj7Wq93yJdu-bV6Xi20GgukuK0w_0Lj-RA2qqJ1RQhZSaldpXc0rXlTMVSgVKKfqvMhRccErY7Qygpm5mBI59kIMKUV09hT9sYzfljM7kLEHO5KxAxk7kuljz2MM-20Xj9Em8NgC1j4idLYO_v-CH7T7bpw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Accelerating deep convolutional neural network on FPGA for ECG signal classification</title><source>Elsevier</source><creator>Aruna, V B K L ; Chitra, E ; Padmaja, M</creator><creatorcontrib>Aruna, V B K L ; Chitra, E ; Padmaja, M</creatorcontrib><description>Abnormal activity of the heart is known as cardiac arrhythmia which must be recognized in earlier stage to prevent sudden death and premature death. The occurrence of arrhythmia increases with age, and it is detected using an electrocardiogram (ECG) signal. Conversely, it is very complex to manually achieve the quick and exact classification due to the complexity, non-linearity and low amplitude of the ECG signal. As a result, the healthcare field requires an automatic system to recognize abnormal heartbeats from a huge amount of ECG records. So, the deep learning algorithm named as Deep Convolutional Neural Network (DCNN) is proposed in this research to analyze the ECG signal on a field-programmable gate array (FPGA). Before performing a classification process, two different processes called signal pre-processing as well as feature extraction are required. For the process of signal pre-processing, the Error Normalised Least Mean Square (ENLMS) algorithm is utilized in our work, and Discrete Wavelet Transform (DWT) technique is performed to take out the relevant features from the ECG signal. Finally, FPGA based one-dimensional DCNN with 3 convolutional layers, 3 pooling layers, and 3 fully connected layers is proposed to classify the signals with proper complex features. The publicly available MIT-BIH arrhythmia and PTB databases are exploited in this research to process ECG signals on the multi-input structure. In addition, different performance parameters like classification accuracy, specificity, sensitivity, and precision are engaged to evaluate the proposed methodology; also, it is compared with different FPGA based existing classifiers. The analysis shows that the proposed design accomplishes 98.6 % classification accuracy on the MIT-BIH arrhythmia database and 99.67 % accuracy on the PTB database, which is 0.304 % higher than a multilayer perception (MLP) and 0.47 % higher than decision-based classifier. Moreover, the proposed FPGA based DCNN accelerator consumes 0.45 mW, 185.426 MHz operation frequency and takes 15 s to complete the classification process.</description><identifier>ISSN: 0141-9331</identifier><identifier>EISSN: 1872-9436</identifier><identifier>DOI: 10.1016/j.micpro.2023.104939</identifier><language>eng</language><publisher>Elsevier B.V</publisher><subject>Deep learning algorithm ; DWT method ; ECG signal classification ; Error Normalised Least Mean Square (ENLMS) algorithm ; Feature extraction ; Signal de-noising process</subject><ispartof>Microprocessors and microsystems, 2023-11, Vol.103, p.104939, Article 104939</ispartof><rights>2023</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983</citedby><cites>FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Aruna, V B K L</creatorcontrib><creatorcontrib>Chitra, E</creatorcontrib><creatorcontrib>Padmaja, M</creatorcontrib><title>Accelerating deep convolutional neural network on FPGA for ECG signal classification</title><title>Microprocessors and microsystems</title><description>Abnormal activity of the heart is known as cardiac arrhythmia which must be recognized in earlier stage to prevent sudden death and premature death. The occurrence of arrhythmia increases with age, and it is detected using an electrocardiogram (ECG) signal. Conversely, it is very complex to manually achieve the quick and exact classification due to the complexity, non-linearity and low amplitude of the ECG signal. As a result, the healthcare field requires an automatic system to recognize abnormal heartbeats from a huge amount of ECG records. So, the deep learning algorithm named as Deep Convolutional Neural Network (DCNN) is proposed in this research to analyze the ECG signal on a field-programmable gate array (FPGA). Before performing a classification process, two different processes called signal pre-processing as well as feature extraction are required. For the process of signal pre-processing, the Error Normalised Least Mean Square (ENLMS) algorithm is utilized in our work, and Discrete Wavelet Transform (DWT) technique is performed to take out the relevant features from the ECG signal. Finally, FPGA based one-dimensional DCNN with 3 convolutional layers, 3 pooling layers, and 3 fully connected layers is proposed to classify the signals with proper complex features. The publicly available MIT-BIH arrhythmia and PTB databases are exploited in this research to process ECG signals on the multi-input structure. In addition, different performance parameters like classification accuracy, specificity, sensitivity, and precision are engaged to evaluate the proposed methodology; also, it is compared with different FPGA based existing classifiers. The analysis shows that the proposed design accomplishes 98.6 % classification accuracy on the MIT-BIH arrhythmia database and 99.67 % accuracy on the PTB database, which is 0.304 % higher than a multilayer perception (MLP) and 0.47 % higher than decision-based classifier. Moreover, the proposed FPGA based DCNN accelerator consumes 0.45 mW, 185.426 MHz operation frequency and takes 15 s to complete the classification process.</description><subject>Deep learning algorithm</subject><subject>DWT method</subject><subject>ECG signal classification</subject><subject>Error Normalised Least Mean Square (ENLMS) algorithm</subject><subject>Feature extraction</subject><subject>Signal de-noising process</subject><issn>0141-9331</issn><issn>1872-9436</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><recordid>eNp9kF9LwzAUxYMoOKffwId8gc6k-dPlRRhjm8JAH-ZzaG9vRmbXjKSb-O1trc_elwOXcw6HHyGPnM044_rpMDt6OMUwy1ku-pc0wlyRCZ8XeWak0NdkwrjkmRGC35K7lA6MMcV0PiG7BQA2GMvOt3taI54ohPYSmnPnQ1s2tMVz_JXuK8RPGlq6ft8sqAuRrpYbmvx-cEFTpuSdh3KI3ZMbVzYJH_50Sj7Wq93yJdu-bV6Xi20GgukuK0w_0Lj-RA2qqJ1RQhZSaldpXc0rXlTMVSgVKKfqvMhRccErY7Qygpm5mBI59kIMKUV09hT9sYzfljM7kLEHO5KxAxk7kuljz2MM-20Xj9Em8NgC1j4idLYO_v-CH7T7bpw</recordid><startdate>202311</startdate><enddate>202311</enddate><creator>Aruna, V B K L</creator><creator>Chitra, E</creator><creator>Padmaja, M</creator><general>Elsevier B.V</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>202311</creationdate><title>Accelerating deep convolutional neural network on FPGA for ECG signal classification</title><author>Aruna, V B K L ; Chitra, E ; Padmaja, M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Deep learning algorithm</topic><topic>DWT method</topic><topic>ECG signal classification</topic><topic>Error Normalised Least Mean Square (ENLMS) algorithm</topic><topic>Feature extraction</topic><topic>Signal de-noising process</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Aruna, V B K L</creatorcontrib><creatorcontrib>Chitra, E</creatorcontrib><creatorcontrib>Padmaja, M</creatorcontrib><collection>CrossRef</collection><jtitle>Microprocessors and microsystems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Aruna, V B K L</au><au>Chitra, E</au><au>Padmaja, M</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Accelerating deep convolutional neural network on FPGA for ECG signal classification</atitle><jtitle>Microprocessors and microsystems</jtitle><date>2023-11</date><risdate>2023</risdate><volume>103</volume><spage>104939</spage><pages>104939-</pages><artnum>104939</artnum><issn>0141-9331</issn><eissn>1872-9436</eissn><abstract>Abnormal activity of the heart is known as cardiac arrhythmia which must be recognized in earlier stage to prevent sudden death and premature death. The occurrence of arrhythmia increases with age, and it is detected using an electrocardiogram (ECG) signal. Conversely, it is very complex to manually achieve the quick and exact classification due to the complexity, non-linearity and low amplitude of the ECG signal. As a result, the healthcare field requires an automatic system to recognize abnormal heartbeats from a huge amount of ECG records. So, the deep learning algorithm named as Deep Convolutional Neural Network (DCNN) is proposed in this research to analyze the ECG signal on a field-programmable gate array (FPGA). Before performing a classification process, two different processes called signal pre-processing as well as feature extraction are required. For the process of signal pre-processing, the Error Normalised Least Mean Square (ENLMS) algorithm is utilized in our work, and Discrete Wavelet Transform (DWT) technique is performed to take out the relevant features from the ECG signal. Finally, FPGA based one-dimensional DCNN with 3 convolutional layers, 3 pooling layers, and 3 fully connected layers is proposed to classify the signals with proper complex features. The publicly available MIT-BIH arrhythmia and PTB databases are exploited in this research to process ECG signals on the multi-input structure. In addition, different performance parameters like classification accuracy, specificity, sensitivity, and precision are engaged to evaluate the proposed methodology; also, it is compared with different FPGA based existing classifiers. The analysis shows that the proposed design accomplishes 98.6 % classification accuracy on the MIT-BIH arrhythmia database and 99.67 % accuracy on the PTB database, which is 0.304 % higher than a multilayer perception (MLP) and 0.47 % higher than decision-based classifier. Moreover, the proposed FPGA based DCNN accelerator consumes 0.45 mW, 185.426 MHz operation frequency and takes 15 s to complete the classification process.</abstract><pub>Elsevier B.V</pub><doi>10.1016/j.micpro.2023.104939</doi></addata></record>
fulltext fulltext
identifier ISSN: 0141-9331
ispartof Microprocessors and microsystems, 2023-11, Vol.103, p.104939, Article 104939
issn 0141-9331
1872-9436
language eng
recordid cdi_crossref_primary_10_1016_j_micpro_2023_104939
source Elsevier
subjects Deep learning algorithm
DWT method
ECG signal classification
Error Normalised Least Mean Square (ENLMS) algorithm
Feature extraction
Signal de-noising process
title Accelerating deep convolutional neural network on FPGA for ECG signal classification
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T14%3A55%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-elsevier_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Accelerating%20deep%20convolutional%20neural%20network%20on%20FPGA%20for%20ECG%20signal%20classification&rft.jtitle=Microprocessors%20and%20microsystems&rft.au=Aruna,%20V%20B%20K%20L&rft.date=2023-11&rft.volume=103&rft.spage=104939&rft.pages=104939-&rft.artnum=104939&rft.issn=0141-9331&rft.eissn=1872-9436&rft_id=info:doi/10.1016/j.micpro.2023.104939&rft_dat=%3Celsevier_cross%3ES0141933123001837%3C/elsevier_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c306t-798729ffff3dc57df95347446fb66b8b17b0fbe45c5f5d272e5131b9965930983%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true