Design of barrier bucket kicker control system

• Published in: Nuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment Accelerators, spectrometers, detectors and associated equipment, 2018-05, Vol.891, p.118-124
• Main Authors: Ni, Fa-Fu, Wang, Yan-Yu, Yin, Jun, Zhou, De-Tai, Shen, Guo-Dong, Zheng, Yang-De, Zhang, Jian-Chuan, Yin, Jia, Bai, Xiao, Ma, Xiao-Li
• Format: Article
• Language: English
• Subjects: ARM; Barrier bucket; FPGA; Kicker; Phase matching
• ISSN: 0168-9002; 1872-9576
• DOI: 10.1016/j.nima.2018.02.086

The Heavy-Ion Research Facility in Lanzhou (HIRFL) contains two synchrotrons: the main cooler storage ring (CSRm) and the experimental cooler storage ring (CSRe). Beams are extracted from CSRm, and injected into CSRe. To apply the Barrier Bucket (BB) method on the CSRe beam accumulation, a new BB technology based kicker control system was designed and implemented. The controller of the system is implemented using an Advanced Reduced Instruction Set Computer (RISC) Machine (ARM) chip and a field-programmable gate array (FPGA) chip. Within the architecture, ARM is responsible for data presetting and floating number arithmetic processing. The FPGA computes the RF phase point of the two rings and offers more accurate control of the time delay. An online preliminary experiment on HIRFL was also designed to verify the functionalities of the control system. The result shows that the reference trigger point of two different sinusoidal RF signals for an arbitrary phase point was acquired with a matched phase error below 1° (approximately 2.1 ns), and the step delay time better than 2 ns were realized.